74CBTLV3244QG

74CBTLV3244 LOW-VOLTAGE OCTAL BUS SWITCH INDUSTRIAL TEMPERATURE RANGE LOW-VOLTAGE OCTAL BUS SWITCH FEATURES: 74CBTLV3244 DESCRIPTION: • • • • • • • Pin-out compatible with standard '244 Logic products Ω A/B bi-directional switch 5Ω Isolation under power-off conditions Over-voltage tolerant Latch-up performance exceeds 100mA VCC = 2.3V - 3.6V, Normal Range ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) • Available in QSOP and TSSOP packages The octal bus switch has standard 244 pinouts. The CBTLV3244 is designed for asynchronous communication between data buses. Sets of four switches are controlled by one output Enable (OE). When OE is low, the set of four bus switches is on and port A is connected to port B. When OE is high, the set of four bus switches is off and a high impedance exists between port A and port B. To ensure the high-impedance state during power up or power down, both OEs should be tied to VCC through a pullup resistor. APPLICATIONS: • 3.3V High Speed Bus Switching and Bus Isolation FUNCTIONAL BLOCK DIAGRAM 2 SW 1A1 1A4 8 SW 18 12 SIMPLIFIED SCHEMATIC, EACH SWITCH 1B1 1B4 B A 1 1OE OE 2A1 2A4 11 17 SW SW 9 3 2B1 2B4 19 2OE INDUSTRIAL TEMPERATURE RANGE MAY 2019 1 © 2019 Integrated Device Technology, Inc. DSC-5393/7 74CBTLV3244 LOW-VOLTAGE OCTAL BUS SWITCH INDUSTRIAL TEMPERATURE RANGE ABSOLUTE MAXIMUM RATINGS(1) PIN CONFIGURATION Symbol 20 Max Unit VCC SupplyVoltage Range Description –0.5 to +4.6 V VI Input Voltage Range –0.5 to +4.6 V 128 mA –50 mA –65 to +150 °C 1OE 1 1A1 2 19 2OE IIK Input Clamp Current, VI/O < 0 2B4 3 18 1B1 TSTG Storage Temperature 1A2 4 17 2A4 2B3 5 16 1B2 1A3 6 15 2A3 2B2 7 14 1B3 1A4 8 13 2A2 2B1 9 12 1B4 10 11 2A1 GND VCC Continuous Channel Current NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. PIN DESCRIPTION Pin Names xOE Ax Bx TOP VIEW Package Type Package Code Order Code TSSOP PGG20 PGG QSOP PCG20 QG Description Output Enable (Active LOW) Port A Inputs or Outputs Port B Inputs or Outputs FUNCTION TABLE(1) Input 1OE H L H L 2OE H H L L 1A, 1B I/Os 2A, 2B I/Os Disconnect Disconnect 1A Port = 1B Port Disconnect Disconnect 2A Port = 2B Port 1A Port = 1B Port 2A Port = 2B Port NOTE: 1. H = HIGH Voltage Level L = LOW Voltage Level OPERATING CHARACTERISTICS, TA = 25°C(1) Symbol Parameter VCC Supply Voltage VIH High-Level Control Input Voltage VIL TA Low-Level Control Input Voltage Test Conditions Min. Max. Unit 2.3 3.6 V VCC = 2.3V to 2.7V 1.7 — V VCC = 2.7V to 3.6V 2 — VCC = 2.3V to 2.7V — 0.7 VCC = 2.7V to 3.6V — 0.8 −40 85 Operating Free-Air Temperature NOTE: 1. All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. 2 V °C 74CBTLV3244 LOW-VOLTAGE OCTAL BUS SWITCH INDUSTRIAL TEMPERATURE RANGE DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Operating Conditions: TA = –40°C to +85°C Symbol VIK II IOZ Parameter Test Conditions Min. Typ. Max. Unit — — –1.2 V — — ±1 µA — — 5 µA — 50 µA Control Inputs, Data Inputs VCC = 3V, II = –18mA Control Inputs VCC = 3.6V, VI = VCC or GND Data I/O VCC = 3.6V, VO = 0 or 3.6V, switch disabled VCC = 0, VI or VO = 0 to 3.6V — IOFF VCC = 3.6V, IO = 0, VI = VCC or GND — — 10 µA ΔICC(1) ICC Control Inputs VCC = 3.6V, one input at 3V, other inputs at VCC or GND — — 300 µA CI Control Inputs VI = 3V or 0 — 4 — pF VO = 3V or 0, OE = VCC VI = 0 — — — — — — — 6 5 5 27 5 5 10 — 8 8 40 7 7 15 pF CIO(OFF) VCC = 2.3V Typ. at VCC = 2.5V RON(2) IO = 64mA IO = 24mA IO = 15mA IO = 64mA IO = 24mA IO = 15mA VI = 1.7V VI = 0 VCC = 3V VI = 2.4V Ω NOTES: 1. The increase in supply current is attributable to each current that is at the specified voltage level rather than VCC or GND. 2. This is measured by the voltage drop between the A and B terminals at the indicated current through the switch. SWITCHING CHARACTERISTICS VCC = 2.5V ± 0.2V Symbol tPD(1) Parameter Propagation Delay VCC = 3.3V ± 0.3V Min. Max. Min. Max. Unit − 0.15 − 0.25 ns 1 4.5 1 4 ns 1 4.5 1 5 ns A to B or B to A tEN Output Enable Time OE to A or B tDIS Output Disable Time OE to A or B NOTE: 1. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance driven by an ideal voltage source (zero output impedance). 3 74CBTLV3244 LOW-VOLTAGE OCTAL BUS SWITCH INDUSTRIAL TEMPERATURE RANGE TEST CIRCUITS AND WAVEFORMS SAME PHASE INPUT TRANSITION TEST CONDITIONS Symbol VCC(1)= 3.3V±0.3V VCC(2)= 2.5V±0.2V Unit VLOAD 6 2 x Vcc V VIH 3 Vcc V VT 1.5 Vcc / 2 V VLZ 300 150 mV VHZ 300 150 mV CL 50 30 pF VIN Pulse(1, 2) Generator tPHL VIH VT 0V DISABLE ENABLE CONTROL INPUT GND tPZL VOUT D.U.T. RT tPLH Propagation Delay Open 500Ω tPHL OPPOSITE PHASE INPUT TRANSITION VLOAD VCC tPLH OUTPUT OUTPUT SWITCH NORMALLY CLOSED LOW tPZH OUTPUT SWITCH NORMALLY OPEN HIGH 500Ω CL tPLZ VLOAD/2 VT tPHZ VT 0V Test Circuits for All Outputs Enable and Disable Times DEFINITIONS: CL = Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse Generator. NOTES: 1. Pulse Generator for All Pulses: Rate ≤ 10MHz; tF ≤ 2.5ns; tR ≤ 2.5ns. 2. Pulse Generator for All Pulses: Rate ≤ 10MHz; tF ≤ 2ns; tR ≤ 2.5ns. SWITCH POSITION Test Switch tPLZ/tPZL VLOAD tPHZ/tPZH GND tPD Open VIH VT 0V VOH VT VOL 4 VIH VT 0V VLOAD/2 VOL + VLZ VOL VOH VOH -VHZ 0V 74CBTLV3244 LOW-VOLTAGE OCTAL BUS SWITCH INDUSTRIAL TEMPERATURE RANGE ORDERING INFORMATION CBTLV XXX XX XX Device Type Package Temp. Range X X Blank 8 Tube Tape and Reel G Green Q PG Quarter-Size Small Outline Package (PCG20) Thin Shrink Small Outline Package (PGG20) 3244 Low-Voltage Octal Bus Switch 74 –40°C to +85°C Orderable Part Information Pkg. Code Pkg. Type Temp. Grade 74CBTLV3244PGG PGG20 TSSOP I 74CBTLV3244PGG8 PGG20 TSSOP I 74CBTLV3244QG PCG20 QSOP I 74CBTLV3244QG8 PCG20 QSOP I Speed (ns) Orderable Part ID Datasheet Document History 12/18/2014 Pg. 5 05/31/2019 Pg. 2,5 Updated the ordering information by removing the "IDT" notation, non RoHS part and by adding Tape and Reel information. Added table under pin configuration diagram with detailed package information and orderable part information table. Updated the ordering information diagram in clearer detail. CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com 5 for Tech Support: logichelp@idt.com IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products. (Rev.1.0 Mar 2020) Corporate Headquarters Contact Information TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/ Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. © 2020 Renesas Electronics Corporation. All rights reserved.