894D115I-04
OC-12/STM-4 AND OC-3/STM-1
Clock/Data Recovery Device
Data Sheet
General Description
Features
The 894D115I-04 is a clock and data recovery circuit. The device
is designed to extract the clock signal from a NRZ-coded STM-4
(OC-12/STS-12) or STM-1 (OC-3/STS-3) input data signal. The
output signals of the device are the recovered clock and retimed
data signals. Input and output are differential signals for best
signal integrity and to support high clock and data rates. All control
inputs and outputs are single-ended signals. An internal PLL is
used for clock generation and recovery. An external clock input is
provided to establish an initial operating frequency of the clock
recovery PLL and to provide a clock reference in the absence of
serial input data. The device supports a signal detect input and a
lock detect output. A bypass circuit is provided to facilitate factory
tests.
•
Clock recovery for STM-4 (OC-12/STS-12) and
STM-1 (OC-3/STS-3)
•
•
Input: NRZ data (622.08 or 155.52 Mbit/s)
•
•
•
•
•
•
•
•
•
Internal PLL for clock generation and clock recovery
•
See 894D115I-01 for a clock/data recovery circuit with LVPECL
outputs
Output: clock signal (622.08MHz or 155.52MHz) and retimed
data signal at 622.08 or 155.52 Mbit/s
Differential inputs can accept LVPECL levels
Differential LVDS data and clock outputs
Lock reference input and PLL lock output
19.44MHz reference clock input
Full 3.3V supply mode
-40°C to 85°C operating temperature
Available in lead-free (RoHS 6) package
See 894D115I for a clock/data recovery circuit with a TSSOP
EPAD package and LVPECL outputs
Pin Assignment
Block Diagram
CAP
VDDA
DATA_IN
nDATA_IN
GND_PLL
LOCK_DET
STS12
REF_CLK
nCAP
DATA_IN Pulldown
nDATA_IN Pullup/Pulldown
PLL
LOCK_REFN
GND
VDD
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
VDDA
GND_PLL
CAP
nCAP
BYPASS
SD
DATA_OUT
nDATA_OUT
CLK_OUT
nCLK_OUT
894D115I-04
DATA_OUT
0
nDATA_OUT
REF_CLK Pulldown
1
CLK_OUT
STS12 Pulldown
SD Pulldown
nCLK_OUT
LOCK_REFN Pullup
LOCK_DET
BYPASS Pulldown
©2016 Integrated Device Technology, Inc
20-Lead TSSOP
6.5mm x 4.4mm x 0.925mm
package body
G Package
Top View
1
Revision C January 27, 2016
894D115I-04 Data Sheet
Functional Description
This will enable the use of the SD (signal detect) and the
LOCK_REFN (lock-to-reference) inputs to accept loss of signal
status information from electro-optical receivers. Please refer to
Figure 1, “Signal Detect/PLL Bypass Operation Control Diagram”,
for details.
The 894D115I-04 is designed to extract the clock from a
NRZ-coded STM-4 (OC-12/STS-12) or STM-1 (OC-3/STS-3) input
data signals. The output signals are the recovered clock and
retimed data signals. The device contains an integrated PLL for
clock generation and to lock the output clock to the input data
stream. The PLL attempts to lock to the reference clock input
(REF_CLK) in absence of the serial data stream or if it is forced to
by the control inputs LOCK_REFN or SD. The output clock
frequency is controlled by the STS12 input. The output frequency
is 622.08MHz in STM-4/OC-12/STS-12 mode and 155.52MHz in
STM-1/OC-3/STS-3 mode.
The lock detect output (LOCK_DET) can be used to monitor the
operating state of the clock/data recovery circuit. LOCK_DET is
set to logic low level when the internal oscillator of the PLL and
the reference clock (REF_CLK) deviate from each other by more
than 500ppm, or when the CDR is forced to lock the REF_CLK
input by the LOCK_REFN or SD control input. LOCK_DET is set
to high when the PLL is locked to the input data stream and
indicates valid clock and data output signals.
The 894D115I-04 will maintain an output (CLK_OUT/ nCLK_OUT)
frequency deviation of less than ±500ppm with respect to the
REF_CLK reference frequency in a loss of signal state (LOS).
During the LOS state, the data outputs (DATA_OUT/
nDATA_OUT) are held at logic low state. An LOS state of the
894D115I-04 is given when BYPASS is set to the logic low state
and either one of the SD or LOCK_REFN inputs are at a logic low
state.
The BYPASS pin should be set to logic low state in all
applications. BYPASS set to logic high state is used during factory
test. In BYPASS mode (BYPASS and STS12 are at logic high
state), the internal PLL is bypassed and the inverted REF_CLK
input signal is output at CLK_OUT/nCLK_OUT.
DATA_OUT
DATA_IN Pulldown
nDATA_IN
Pullup/Pulldown
PLL Clock
(on-chip)
REF_CLK Pulldown
nDATA_OUT
0
CLK_OUT
1
nCLK_OUT
STS12 Pulldown
BYPASS Pulldown
LOCK_REFN Pullup
LOS
(on-chip)
SD Pulldown
Figure 1. Signal Detect/PLL BYPASS Operation Control Diagram
©2016 Integrated Device Technology, Inc
2
Revision C January 27, 2016
894D115I-04 Data Sheet
Table 1. Signal Detect/PLL BYPASS Operation Control Table
Inputs
Outputs
STS12
BYPASS
LOCK_REFN
SD
DATA_OUT
CLK_OUT
1
0
1
1
DATA_IN
PLL Clock
1
0
1
0
LOW
PLL Clock
1
0
0
1
LOW
PLL Clock
1
0
0
0
LOW
PLL Clock
1
1
X
X
DATA_IN
REF_CLK
0
0
1
1
DATA_IN
PLL Clock
0
0
1
0
LOW
PLL Clock
0
0
0
1
LOW
PLL Clock
0
0
0
0
LOW
PLL Clock
0
1
X
X
Not Allowed
Not Allowed
Table 2. Pin Descriptions
Number
Name
Type
Description
1, 20
VDDA
Power
2
DATA_IN
Input
Pulldown
Non-inverting differential signal input.
3
nDATA_IN
Input
Pullup/
Pulldown
Inverting differential signal input. VDD/2 default when left floating.
4, 19
GND_PLL
Power
Power supply ground.
5
LOCK_DT
Output
Lock detect output. See Table 4A. Single-ended LVPECL interface levels.
6
STS12
Input
Pulldown
STM-4 (OC-12, STS-12) or STM-1 (OC-3, STS-3) selection mode. See Table 4B.
LVCMOS/LVTTL interface levels.
7
REF_CLK
Input
Pulldown
Reference clock input of 19.44MHz. LVCMOS/LVTTL interface levels.
8
LOCK_REFN
Input
Pullup
Analog supply pins.
Lock to REF_CLK input. See Table 4C. LVCMOS/LVTTL interface levels.
9
GND
Power
Power supply ground.
10
VDD
Power
Core supply pin.
11,
12
nCLK_OUT,
CLK_OUT
Output
Differential clock output pair. LVDS interface levels.
13,
14
nDATA_OUT,
DATA_OUT
Output
Differential clock output pair. LVDS interface levels.
15
SD
Input
Pulldown
Signal detect input. Typically, SD is driven by the signal detect output of the
electro-optical module. See Table 4D. Single-ended LVPECL interface levels.
16
BYPASS
Input
Pulldown
PLL bypass mode. See Table 4E. LVCMOS/LVTTL interface levels.
17, 18
nCAP, CAP
Input
External loop filter (1.0µF ±10%).
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 3, Pin Characteristics, for typical values.
©2016 Integrated Device Technology, Inc
3
Revision C January 27, 2016
894D115I-04 Data Sheet
Table 3. Pin Characteristics
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
CIN
Input Capacitance
4
pF
RPULLUP
Input Pullup Resistor
51
k
RPULLDOWN
Input Pulldown Resistor
51
k
Function Tables
Table 4A. LOCK_DET Operation Table
Output
Operation
LOCK_DET
The PLL is not locked to the serial input data stream if any of these three conditions occur:
A. Internal oscillator and REF_CLK input frequency are not within 500ppm of each other.
B. SD input is at logic LOW state.
C. LOCK_REFN is at logic LOW state.
LOW
When the PLL is locked to the serial input data stream, the CLK_OUT and DATA_OUT signals are valid.
HIGH
Table 4B. STS12 Mode Configuration Table
Input
STS12
Operation
0
STM-1 (OC-3, STS-3) operation. The clock/data recovery circuit attempts to recover the clock from a 155.52 Mbit/s
input data stream. The output clock frequency is 155.52MHz.
1
STM-4 (OC-12, STS-12) operation. The clock/data recovery circuit attempts to recover the clock from a 622.08 Mbit/s
input data stream. The output clock frequency is 622.08MHz.
Table 4C. LOCK_REFN Mode Configuration Table
Input
LOCK_REFN
Operation
0
Lock to reference clock. CLK_OUT/nCLK_OUT output frequency is within ±500ppm of the reference clock
(REF_CLK). DATA_OUT is set to logic LOW state and nDATA_OUT is set to logic HIGH state. (DATA_OUT = L,
nDATA_OUT = H).
1
Normal operation.
Table 4D. SD Mode Configuration Table
Input
SD
Operation
0
Indicates a loss-of-signal (LOS) condition to the device. CLK_OUT/nCLK_OUT output frequency is within ±500ppm
of the reference clock (REF_CLK). DATA_OUT is set to logic LOW state and nDATA_OUT is set to logic HIGH state.
(DATA_OUT = L, nDATA_OUT = H).
1
Normal operation.
©2016 Integrated Device Technology, Inc
4
Revision C January 27, 2016
894D115I-04 Data Sheet
Table 4E. BYPASS Mode Configuration Table
Input
BYPASS
Operation
0
Normal operation.
1
PLL bypassed (for factory test). The inverted REF_CLK input signal is output at CLK_OUT/nCLK_OUT.
Absolute Maximum Ratings
NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond
those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for
extended periods may affect product reliability.
Item
Rating
Supply Voltage, VDD
4.6V
Inputs, VI
-0.5V to VDD + 0.5V
Outputs, IO (LVDS)
Continuos Current
Surge Current
10mA
15mA
Outputs, IO (LVPECL)
Continuous Current
Surge Current
50mA
100mA
Package Thermal Impedance, JA
81.3C/W (0 mps)
Storage Temperature, TSTG
-65C to 150C
DC Electrical Characteristics
Table 5A. Power Supply DC Characteristics, VDD = 3.3V ± 5%, T = -40°C to 85°C
Symbol
Parameter
VDD
Core Supply Voltage
VDDA
Analog Supply Voltage
IDD
IDDA
Test Conditions
Minimum
Typical
Maximum
Units
3.135
3.3
3.465
V
VDD – 0.10
3.3
VDD
V
Power Supply Current
112
mA
Analog Supply Current
10
mA
Table 5B. LVCMOS/LVTTL DC Characteristics, VDD = 3.3V ± 5%, T = -40°C to 85°C
Symbol
Parameter
VIH
Input High Voltage
VIL
Input Low Voltage
©2016 Integrated Device Technology, Inc
Test Conditions
5
Minimum
Typical
Maximum
Units
2
VDD + 0.3
V
-0.3
0.8
V
Revision C January 27, 2016
894D115I-04 Data Sheet
Symbol
IIH
IIL
Parameter
Test Conditions
Input High Current
Input Low Current
Minimum
Typical
Maximum
Units
REF_CLK,
STS12, BYPASS
VDD = VIN = 3.465V
150
µA
LOCK_REFN
VDD = VIN = 3.465V
10
µA
REF_CLK,
STS12, BYPASS
VDD = 3.465V, VIN = 0V
-10
µA
LOCK_REFN
VDD = 3.465V, VIN = 0V
-150
µA
Table 5C. Differential DC Characteristics, VDD = 3.3V ± 5%, T = -40°C to 85°C
Symbol
Parameter
Test Conditions
Minimum
Typical
IIH
Input High Current DATA_IN/nDATA_IN
IIL
Input Low Current
VIH
Input High Voltage
VDD – 1.75
VDD – 0.4
V
VIL
Input Low Voltage
VDD – 2.0
VDD – 0.7
V
VIN
Differential Input Voltage
VDD = VIN = 3.465V
Maximum
Units
150
µA
DATA_IN
VDD = 3.465V, VIN = 0V
-10
µA
nDATA_IN
VDD = 3.465V, VIN = 0V
-150
µA
250
mV
Table 5D. LVPECL DC Characteristics, VDD = 3.3V ± 5%, T = -40°C to 85°C
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
VIH
Input High Voltage
SD
VIL
Input Low Voltage
SD
IIH
Input High Current
SD
VDD = VIN = 3.465V
IIL
Input Low Current
SD
VDD = 3.465V, VIN = 0V
VOH
Output High Voltage;
NOTE 1
LOCK_DT
VDD – 1.4
VDD – 0.9
V
VOL
Output Low Voltage
NOTE 1
LOCK_DT
VDD – 2.0
VDD – 1.7
V
VDD – 1.125
Units
V
VDD – 1.5
V
150
µA
-10
µA
NOTE 1: Outputs terminated with 50 to VDD – 2V.
Table 5E. LVDS DC Characteristics, VDD = 3.3V ± 5%, T = -40°C to 85°C
Symbol
Parameter
VOD
Differential Output Voltage
VOD
VOD Magnitude Change
VOS
Offset Voltage
VOS
VOS Magnitude Change
©2016 Integrated Device Technology, Inc
Test Conditions
Minimum
Typical
Maximum
Units
247
380
454
mV
5
50
mV
1.25
1.375
V
5
50
mV
1.125
6
Revision C January 27, 2016
894D115I-04 Data Sheet
AC Electrical Characteristics
Table 6. AC Characteristics, VDD = 3.3V ± 5%, VEE = 0V, T = -40°C to 85°C
Parameter Symbol
Test Conditions
fVCO
VCO Center Frequency
fTOL
CRU’s Reference Clock
Frequency Tolerance
fTREF_CLK
OC-12/STS-12 Capture Range
tLOCK
Acquisition
Lock Time
OC-12/STS-12
JGEN_CLK
Jitter
Generation
CLK_OUT/
nCLK_OUT
JTOL
Jitter
Tolerance
OC-12/STS-12;
NOTE 1
tR / tF
Output Rise/Fall Time; NOTE 1
odc
Output Duty Cycle; NOTE 1
tS
Setup Time; NOTE 1
tH
Hold Time; NOTE 1
Minimum
Typical
Maximum
622.08
-250
With respect to the fixed
reference frequency
±500
14ps rms (max.) jitter on
DATA_IN/nDATA_IN
Sinusoidal input jitter of DATA_IN/
nDATA_IN from 250kHz to 5MHz
MHz
250
Valid REF_CLK and device already
powered-up
0.005
Units
ppm
ppm
16
µs
0.01
UI
0.45
UI
20% to 80%
500
55
ps
20% minimum transition density
45
STS-3
2000
3220
ps
%
STS-12
450
800
ps
STS-3
3000
3220
ps
STS-12
650
800
ps
NOTE 1: See diagram in Parameter Measurement Information section.
©2016 Integrated Device Technology, Inc
7
Revision C January 27, 2016
894D115I-04 Data Sheet
Parameter Measurement Information
3.3V ±5%
Input Jitter Amplitude (UIpp)
Requirement Mask
VDD
VDDA
slope = -20dB/decade
15
1.5
0.15
10
LVDS 3.3V Output Load AC Test Circuit
30
300 25k
Jitter Frequency (Hz)
250k
5M
Jitter Tolerance Specification
nDATA_OUT
DATA_OUT
nCLK_OUT,
nDATA_OUT
t SU
CLK_OUT,
DATA_OUT
tH
CLK_OUT
nCLK_OUT
The re-timed data output (DATA_OUT) can be captured with the
rising edge of the clock output signal (CLOCK_OUT).
DATA_OUT is valid the specified setup time before the rising
CLK_OUT signal and remains valid the specified hold time after
Output Duty Cycle/Pulse Width/Period
Setup/Hold Time
VDD
ΔVIN = DATA_IN - nDATA_IN
nDATA_IN
VPP
Cross Points
VIH
DATA_IN
GND
Differential Input Level
©2016 Integrated Device Technology, Inc
8
Revision C January 27, 2016
894D115I-04 Data Sheet
Parameter Measurement Information, continued
nCLK_OUT,
nDATA_OUT
80%
CLK_OUT,
DATA_OUT
80%
VOD
20%
20%
tR
tF
Offset Voltage Setup
Output Rise/Fall Time
Differential Output Voltage Setup
©2016 Integrated Device Technology, Inc
9
Revision C January 27, 2016
894D115I-04 Data Sheet
Application Information
Power Supply Filtering Technique
As in any high speed analog circuitry, the power supply pins are
vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 894D115I-04
provides separate power supplies to isolate any high switching
noise from the outputs to the internal PLL. VDD and VDDA should
be individually connected to the power supply plane through vias,
and 0.01µF bypass capacitors should be used for each pin. Figure
2 illustrates this for a generic VDD pin and also shows that VDDA
requires that an additional 10 resistor along with a 10F bypass
capacitor be connected to the VDDA pin.
3.3V
VDD
.01µF
10Ω
.01µF
10µF
VDDA
Figure 2. Power Supply Filtering
Recommendations for Unused Input and Output Pins
Inputs:
Outputs:
LVCMOS Control Pins
LVDS Outputs
All control pins have internal pull-ups or pull-downs; additional
resistance is not required but can be added for additional
protection. A 1k resistor can be used.
All unused LVDS output pairs can be either left floating or
terminated with 100 across. If they are left floating, there should
be no trace attached.
3.3V LVDS Driver Termination
A general LVDS interface is shown in Figure 3. In a 100 differential transmission line environment, LVDS drivers require a
matched load termination of 100 across near the receiver input.
Figure 3. Typical LVDS Driver Termination
©2016 Integrated Device Technology, Inc
10
Revision C January 27, 2016
894D115I-04 Data Sheet
Power Considerations
This section provides information on power dissipation and junction temperature for the 894D115I-04.
Equations and example calculations are also provided.
1.
Power Dissipation.
The total power dissipation for the 894D115I-04 is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for VDD = 3.465V, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.
Core and LVDS Output Power Dissipation
•
Power (core, LVDS)MAX = VDD_MAX * (IDD_MAX + IDDA_MAX) = 3.4655V * (92mA + 10mA) = 353.43mW
Single-ended LVPECL Output Power Dissipation
•
Power (LVPECL outputs)MAX = 19.8mW (for logic high)
Total Power_MAX (3.465V, with all outputs switching) = 353.43mW + 19.8mW = 373.23mW
2.
Temperature.
Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device.
The maximum recommended junction temperature for HiPerClockS devices is 125°C.
Lower temperature refers to ambient temperature, maximum temperature refers to case temperature.
Table 7. Thermal Resistance JA for 20 Lead TSSOP, Forced Convection
JA by Velocity
Meters per Second
Multi-Layer PCB, JEDEC Standard Test Boards
©2016 Integrated Device Technology, Inc
0
1
2.5
81.3°C/W
76.9°C/W
74.8°C/W
11
Revision C January 27, 2016
894D115I-04 Data Sheet
Reliability Information
Table 8. JA vs. Air Flow Table for a 20 Lead TSSOP
JA by Velocity
Meters per Second
Multi-Layer PCB, JEDEC Standard Test Boards
0
1
2.5
81.3°C/W
76.9°C/W
74.8°C/W
Transistor Count
The transistor count for 894D115I-04 is: 10,557
Compatible with VSC8115
Package Outline and Package Dimensions
Package Outline - G Suffix for 20 Lead TSSOP
Table 9. Package Dimensions
All Dimensions in Millimeters
Symbol
Minimum
Maximum
N
20
A
1.20
A1
0.05
0.15
A2
0.80
1.05
b
0.19
0.30
c
0.09
0.20
D
6.40
6.60
E
6.40 Basic
E1
4.30
4.50
e
0.65 Basic
L
0.45
0.75
0°
8°
aaa
0.10
Reference Document: JEDEC Publication 95, MO-153
©2016 Integrated Device Technology, Inc
12
Revision C January 27, 2016
894D115I-04 Data Sheet
Ordering Information
Table 10. Ordering Information
Part/Order Number
894D115AGI-04LF
894D115AGI-04LFT
Marking
ICSD115AI04L
ICSD115AI04L
©2016 Integrated Device Technology, Inc
Package
“Lead-Free” 20 Lead TSSOP
“Lead-Free” 20 Lead TSSOP
13
Shipping Packaging
Tube
Tape & Reel
Temperature
-40C to 85C
-40C to 85C
Revision C January 27, 2016
894D115I-04 Data Sheet
Revision History Sheet
Rev
B
Table
Page
T6
7
AC Characteristics Table - corrected typo for Hold Time, STS-3 spec. from 300ps to
3000ps max.
6/24/08
T5C
6
Differential DC Characteristics Table - deleted VPP and VCMR specs and added VIH,
VIL, VIN specs.
Parameter Measurement Information Section - updated Differential Input Level
diagram.
10/15/08
Removed ICS from part numbers where needed.
General Description - Deleted ICS chip.
Ordering Information - Deleted quantity from tape and reel. Deleted LF note below
table.
Updated header and footer.
1/27/16
C
C
8
T10
1
13
Description of Change
©2016 Integrated Device Technology, Inc
Date
14
Revision C January 27, 2016
894D115I-04 Data Sheet
Corporate Headquarters
Sales
Tech Support
6024 Silver Creek Valley Road
San Jose, CA 95138 USA
www.IDT.com
1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com/go/sales
www.idt.com/go/support
DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications
and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein
is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability,
or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.
IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably
expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.
Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of
IDT or their respective third party owners.
For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.
Copyright ©2016 Integrated Device Technology, Inc. All rights reserved.
IMPORTANT NOTICE AND DISCLAIMER
RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL
SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING
REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND
OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED,
INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible
for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3)
ensuring your application meets applicable standards, and any other safety, security, or other requirements. These
resources are subject to change without notice. Renesas grants you permission to use these resources only for
development of an application that uses Renesas products. Other reproduction or use of these resources is strictly
prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property.
Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims,
damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject
to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources
expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)
Corporate Headquarters
Contact Information
TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com
For further information on a product, technology, the most
up-to-date version of a document, or your nearest sales
office, please visit:
www.renesas.com/contact/
Trademarks
Renesas and the Renesas logo are trademarks of Renesas
Electronics Corporation. All trademarks and registered
trademarks are the property of their respective owners.
© 2020 Renesas Electronics Corporation. All rights reserved.