0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
IDT5V994PFGI8

IDT5V994PFGI8

  • 厂商:

    RENESAS(瑞萨)

  • 封装:

    LQFP32

  • 描述:

    IC CLK DVR PLL 3.3V PROGR 32TQFP

  • 数据手册
  • 价格&库存
IDT5V994PFGI8 数据手册
IDT5V994 3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK PLUS INDUSTRIAL TEMPERATURE RANGE 3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK™ PLUS IDT5V994 FEATURES: DESCRIPTION • • • • The IDT5V994 is a high fanout 3.3V PLL based clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. The IDT5V994 has eight programmable skew outputs in four banks of 2. Skew is controlled by 3-level input signals that may be hardwired to appropriate HIGH-MID-LOW levels. When the sOE pin is held low, all the outputs are synchronously enabled. However, if sOE is held high, all the outputs except 3Q0 and 3Q1 are synchronously disabled. Furthermore, when the PE is held high, all the outputs are synchronized with the positive edge of the REF clock input. When PE is held low, all the outputs are synchronized with the negative edge of REF. The IDT5V994 has LVTTL outputs with 12mA balanced drive outputs. Ref input is 5V tolerant 4 pairs of programmable skew outputs Low skew: 200ps same pair, 250ps all outputs Selectable positive or negative edge synchronization: Excellent for DSP applications Synchronous output enable Input frequency: 17.5MHz to 133MHz Output frequency: 17.5MHz to 133MHz 2x, 4x, 1/2, and 1/4 outputs (of VCO frequency) 3-level inputs for skew control PLL bypass for DC testing External feedback, internal loop filter 12mA balanced drive outputs Low Jitter:
IDT5V994PFGI8 价格&库存

很抱歉,暂时无法提供与“IDT5V994PFGI8”相匹配的价格&库存,您可以联系我们找货

免费人工找货