0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
BH6456GUL_12

BH6456GUL_12

  • 厂商:

    ROHM(罗姆)

  • 封装:

  • 描述:

    BH6456GUL_12 - System Lens Driver Series for Mobile Phone Cameras 2-wire serial interface Lens Drive...

  • 数据手册
  • 价格&库存
BH6456GUL_12 数据手册
System Lens Driver Series for Mobile Phone Cameras 2-wire serial interface Lens Driver for Voice Coil Motor (I2C BUS compatible) BH6456GUL ●General Description The BH6456GUL motor driver provide 1 Full on Driver a H-bridge. This lens driver is offered in an ultra-small functional lens system for use in an auto focus system using a Piezo actuator. ●Features  Ultra-small chip size package .  Low ON-Resistance Power CMOS output.  Built-in 15MHz Oscillator  Built-in UVLO (Under Voltage Locked Out: UVLO).  Built-in TSD (Thermal Shut Down) circuit.  Standby current consumption: 0μA Typ.  1.8V can be put into each control input terminal ●Applications  For Auto focus of camera module  Digital still camera  Camera Modules  Lens Auto focus  Web Cameras ●Typical Application Circuit(s) VCC No.12015EAT03 ●Key Specifications  Pch ON Resistance:  Nch ON Resistance:  Standby current consumption:  15MHz OSC:  Operating temperature range: ●Package(s) VCSP50L1 0.70Ω(Typ.) 0.70Ω(Typ.) 0μA (Typ.) ±3.0% -25℃ to +85℃ W(Typ.) x D(Typ.) x H(Max.) 1.95mm x 1.00mm x 0.55mm SDA SCL 2-wire Serial Interface TSD UVLO Band Gap VREG VM PS Pre Driver Controller 15MHz OSC OUTA H Bridge OUTB GND Fig.1 Block Diagram ○Product structure:Silicon monolithic integrated circuit ○This product is not designed protection against radioactive rays www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 1/19 2012.03 - Rev.A BH6456GUL ● Absolute maximum ratings (Ta=+25°C) Parameter Power supply voltage Motor power supply voltage Power save input voltage Control input voltage Power dissipation Operating temperature range Junction temperature Storage temperature range H-bridge output current *1 *2 Technical Note Symbol VCC VM VPS VIN Pd Topr Tjmax Tstg Iout Limit -0.3 to +4.5 -0.3 to +5.5 -0.3 to VCC+0.3 -0.3 to VCC+0.3 530*1 -25 to +85 +125 -55 to +125 -500 to +500*2 Unit V V V V mW °C °C °C mA Conditions: mounted on a glass epoxy board (50mm  58mm  1.75mm; 8 layers). Must not exceed Pd, ASO, or Tjmax of 125°C. In case of Ta>25°C, reduced by 5.3 mW/°C. ●Operating Conditions (Ta= -25°C to +85°C) Parameter Power supply voltage Motor power supply voltage Power save input voltage Control input voltage 2-wire serial interface transmission rate H-bridge output current *3 Symbol VCC VM VPS VIN SCL Iout Min. 2.3 2.3 0 0 - Typ. 3.0 3.0 - Max. 3.6 4.8 VCC VCC 400 400*3 Unit V V V V kHz mA Must not exceed Pd, ASO. Package Outline 1PIN MARK Pin Arrangement (Top View) 1 A VM 2 OUTB 3 SCL 4 SDA 1.0±0.05 AAU Top View Lot No. B OUTA GND VCC PS 1.95±0.05 0.55MAX Fig.3 Pin Arrangement (Top View) Side View 0.1±0.05 φ0.25±0.1 (φ0.15) INDEX POST P=0.5×1 Bottom View 0.225±0.05 P=0.5×3 0.25±0.05 Fig.2 VCSP50L1 Package (Unit: mm) www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 2/19 2012.02 - Rev.A BH6456GUL Technical Note ● Electrical Characteristics (Unless otherwise specified Ta=25°C, VCC=3.0V ) Limit Parameter Symbol Unit Conditions Min. Typ. Max. Overall Circuit current ICCST 0 1 μA PS=L during standby operation Circuit current ICC 3.2 6.4 mA PS=H, SCL=400kHz, OSC active UVLO UVLO voltage VUVLO 1.8 2.2 V Power save input High level input voltage VPSH 1.5 VCC V Low level input voltage VPSL 0 0.5 V IPSH High level input current 15 30 60 μA VINH=3.0V IPSL Low level input current -3 0 μA VINL=0V Control input(SDA,SCL) VINH High level input voltage 1.5 VCC V VINL Low level input voltage 0 0.5 V VOL Low level output voltage 0.4 V IIN=3.0mA (SDA) IINH High level input current -10 10 μA Input voltage=VCC IINL Low level input current -10 10 μA Input voltage=GND H Bridge Drive Ω RONP 0.7 1.0 Output ON-Resistance Ω RONN 0.7 1.0 Cycle length of *4 TMIN 10.35 10.67 11.00 μs Built in CLK 160 count sequence drive *5 Output rise time Tr 0.1 0.8 μs 7.5Ω load condition *5 Output fall time Tf 0.02 0.4 μs 7.5Ω load condition *4 *5 The time that 1 cycle of sequence drive at the below setting of 2-wire serial data ta[7:0] = 0x13, brake1[7:0] = 0x03, tb[7:0] = 0x1E, brake2[7:0] = 0x6B, osc[2:0] = 0x0 Output switching wave Output voltage 90% 10% Tf 10% Tr 90% 100 0% www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 3/19 2012.02 - Rev.A BH6456GUL ●2 wire Serial Interface Register detail Write mode : S 0 0 0 1 1 0 0 0 A PS T2 T1 T0 W3 W2 W1 W0 A D7 D6 D5 D4 D3 D2 D1 D0 A P ↑ ↑ Write Up date 0 0 Technical Note Master is output Slave is output Read mode : S 0 0 0 1 S=Start condition P=Stop condition 0 A PS T2 T1 T0 W3 W2 W1 W0 A S 0 0 0 1 1 ↑ Write A=Acknowledge PS=Power save W3~W0=Resister address nA=not Acknowledge T2~T0=Test bit D7~D0=Data 1 0 0 1 A D7 D6 D5 D4 D3 D2 D1 D0 nA P ↑ Read ●Resister Address W3 W2 W1 W0 0H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 D7 HiZE ta[7] D6 initB[2] ta[6] D5 initB[1] ta[5] D4 InitB[0] ta[4] D3 init ta[3] D2 START ta[2] D1 MODE ta[1] D0 dir ta[0] brake1[7] brake1[6] brake1[5] brake1[4] brake1[3] brake1[2] brake1[1] brake1[0] tb[7] tb[6] tb[5] tb[4] tb[3] tb[2] tb[1] tb[0] brake2[7] brake2[6] brake2[5] brake2[4] brake2[3] brake2[2] brake2[1] brake2[0] cnt[7] cnt[15] pa TEST TEST TEST TEST TEST cnt[6] cnt[14] pb TEST TEST TEST TEST TEST cnt[5] cnt[13] osc[2] TEST TEST TEST TEST TEST cnt[4] cnt[12] osc[1] TEST TEST TEST TEST TEST cnt[3] cnt[11] osc[0] TEST TEST TEST TEST TEST cnt[2] cnt[10] cntck[2] TEST TEST TEST TEST TEST cnt[1] cnt[9] cntck[1] TEST TEST EXT TEST TEST cnt[0] cnt[8] cntck[0] TEST TEST initEXT TEST TEST www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 4/19 2012.02 - Rev.A BH6456GUL Technical Note ●2 wire Serial Interface Action Timing Characteristics (Unless otherwise specified, Ta=-25 to +85°C, VCC=2.3 to 4.8V) FAST-MODE*6 STANDARD-MODE*6 Parameter Symbol Min. Typ. Max. Min. Typ. Max. SCL frequency fSCL 400 100 Data clock high time tHIGH 0.6 4.0 Data clock low time tLOW 1.3 4.7 Start condition hold time tHD:STA 0.6 4.0 Start condition setup time tSU:STA 0.6 4.7 Data hold time tHD:DAT 0 0.9 0 3.45 Data setup time tSU:DAT 100 250 Stop condition setup time tSU:STO 0.6 4.0 BUS release time tBUF 1.3 4.7 Noise removal valid period tI 0 50 0 50 *6 Unit kHz μs μs μs μs μs ns μs μs ns Standard-mode and Fast-mode 2-wire serial interface devices must be able to transmit or receive at that speed. The maximum bit transfer rates of 100 kbit/s for Standard-mode devices and 400 kbit/s for Fast-mode devices This transfer rates is provided the maximum transfer rates, for example it is able to drive 100 kbit/s of clocks with Fast-mode. ●2 wire Serial Interface Data timing tR SCL tF tHIGH SCL tHD : STA SDA tBUF tSU : DAT tLOW tHD : DAT tSU : STA SDA tHD : STA tSU : STO START BIT STOP BIT Fig.4 Serial data timing ●Recommend to power supply turning on operation timing Parameter PS input H voltage set-up time 2-wire serial interface input data set-up time ●Sequence of data input timing to power supply VCC,VM 50% Symbol TPS tI2C Fig.5 Start stop bit timing Recommendation limit Min. Typ. Max. 1 1 - Unit us us PS 50% 2-wire serial input 50% tPS tI2C Serial data www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 5/19 2012.02 - Rev.A BH6456GUL ●Driving wave setting ○ The structure of the driving wave for SIDM 1 cycle=(ta+1)+brake1+tb+brake2 Ⅰ 1osc Technical Note Ⅱ ⅢⅣⅤ 1osc 1osc Ⅵ Ⅶ 1osc Ⅷ Ⅰ 1osc Ⅱ Ⅲ 1osc ① ② ta+1 brake1 tb brake2 ta Ⅱcw(ccw) Ⅰ.HiZ *1 Ⅵ CCW(cw) *1 Ⅷ Short brake Ⅶ HiZ *1 *2 Ⅱ cw(ccw) Ⅰ HiZ *1 Ⅲ HiZ Ⅴ HiZ *1 Ⅲ HiZ *1 *2 Ⅳ Short brake *1 *2 CW:Forward rotation CCW:Reverse rotation The state at A or B and C is HiZ. At mode=0,the output logic is a setting of a short brake. dir(address:OH,D2) 0 1 ① OUTA OUTB ② OUTB OUTA Note Move to the direction of Macro Move to the direction of ∞ Driving wave is set by the 4 parameters of ta / brake1 / tb / brake2. osc period is set by the osc(Internal CLK basic cycle setting). ta brake1 tb brake2 : On section is ( ta +1-1) = ta counts for cw(ccw) state. : On section is (brake1 -1) count for short brake state. : On section is (tb1 -1) count for ccw(cw) state. : On section is (brake2 -1) count for short brake state. (Ex.) In case of setting 1 cycle = 10.67μs、ta = 1.27μs、brake1 = 0.13μs、tb = 1.93μs, brake2 = 7.07μs. osc[2:0]( = Basic cycle setting ) = 3’b000( = Basic cycle = 66.67ns)、and ta / brake1 / tb / brake2 setting below; ta[7:0] = 0x13 brake1[7:0] = 0x03 tb[7:0] = 0x1E brake2[7:0] = 0x6B = 19 count = 3 count = 30 count = 107 count ON section = 19+1-1= 19 count ON section = 2 count ON section = 29 count ON section = 106 count → → → → www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 6/19 2012.02 - Rev.A BH6456GUL ○ Driver function table Sequence setting mode = 0, osc = 0x0 or osc≠0x0 and HiZE = 0 Ⅰ Ⅱ Ⅲ output① output② mode HiZ L HiZ H L CW HiZ L HiZ Technical Note Ⅳ L L Short brake Ⅴ L HiZ HiZ Ⅵ L H CCW Ⅶ L HiZ HiZ Ⅷ L L Short brake mode = 0, osc≠0x0 and HiZE = 1 Ⅰ Ⅱ output① output② mode HiZ(66.67ns ec)→H L HiZ(66.67ns ec)→CW H L CW Ⅲ Ⅳ L L Short brake Ⅴ L HiZ(66.67ns ec)→H HiZ(66.67ns ec)→CCW Ⅵ L H CCW Ⅶ L HiZ HiZ *3 Ⅷ L L Short brake HiZ(66.67ns ec)→L L HiZ(66.67ns ec)→Short brake *3 *3 The output ② status of Ⅶ dosen’t become from HiZ(66.67nsec) to Low.It is outputted HiZ. mode = 1, osc = 0x0 or osc≠0x0 and HiZE = 0 Ⅰ Ⅱ Ⅲ output① output② mode HiZ L HiZ H L CW HiZ L HiZ Ⅳ HiZ HiZ HiZ Ⅴ L HiZ HiZ Ⅵ L H CCW Ⅶ L HiZ HiZ Ⅷ HiZ HiZ HiZ mode = 1, osc≠0x0 and HiZE = 1 Ⅰ Ⅱ output① output② mode HiZ(66.67ns ec)→H L HiZ(66.67ns ec)→CW H L CW Ⅲ HiZ Ⅳ HiZ HiZ HiZ Ⅴ HiZ(66.67ns ec)→L HiZ(66.67ns ec)→H HiZ(66.67ns ec)→CCW Ⅵ L H CCW Ⅶ L *4 Ⅷ HiZ HiZ HiZ L(66.67nsec )→HiZ HiZ HiZ HiZ *4 The output ① status of Ⅶ dosen’t become from Low (66.67nsec) to HiZ .It is outputed Low. Truth table of Pa and Pb sequence OFF OFF OFF OFF ON pa 0 0 1 1 X pb 0 1 0 1 x OUTA Z L H L OUTB Z H L L Function mode STOP CCW CW Short brake Follow with the sequence www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 7/19 2012.02 - Rev.A BH6456GUL ○Normal sequence Setting ta[7:0], brake1[7:0], tb[7:0], brake2[7:0], osc[2:0], HiZE, pa, pb, cntck[2:0], cnt[15:0] Technical Note START = Hi → Lo while normal sequence, stop the sequence input data START Macro direction select input data dir 1cycle OUTA ∞ direction select OUTB output data EXT Internal Counter set value Count up Reset Count up Reset Normal sequence Move to Macro direction (movement at set cycle) Set output logic by pa , pb In this case of short brake Normal sequence Move to ∞ to direction Set output logic by pa , pb In the case of dir = Lo → Hi or Hi → Lo input while START=Hi,reset setting cycle,and start normal input data START Macro direction select input data dir 1cycle OUTA ∞ direction select OUTB output data EXT Internal Counter set value Count up Count up set value Normal sequence Move to macro direction Normal sequence Move to macro direction see output logic by pa,pb www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 8/19 2012.02 - Rev.A BH6456GUL ○Initial sequence Setting ta[7:0], brake1[7:0], tb[7:0], brake2[7:0], osc[2:0], HiZE, pa, pb, cntck[2:0], cnt[15:0], initB[2:0] Count stop Stop squence Technical Note I2C input data START I2C input data init I2C output data initEXT Internal Counter reset Count up ∞ direction Setting value Count up reset Count up reset Count up Count up reset ∞ direction Initial sequence Move to ∞ direction Ignore dir(I2C) signal Move to macro direction ( setting initB[2:0] ) m set output set N ormal sequence output ∞ dir set output set output ∞dir S et output logic by Normal sequence pa , pb(I2C) In the case of init(I2C)= Lo output. Hi → Lo input → In the case of initial(I2C)= Hi → Lo In the case of START(I2C)=Lo input while initial sequence, reset setting cycle, and start normal sequence. → Hi while START(I2C)=Lo,initEXT=Hi input while initial sequence, reset setting c ycle, and obey output logic by pa,pb(I2C). I2C input data START I2C input data init I2C output data initEXT Internal Counter Count up Count up ∞direction Initial sequence ∞ direction Setting value Count up reset Count up reset Count up ∞ direction Setting value reset m set output Normal sequence set output Normal sequence set output Set output logic by ∞ dir m pa,pb(I2C) Initial sequence At START(I2C)=Hi,it is initEXT(I2C)=Hi regardless of the init(I2C) logic In the case of initEXT(I2C)=Hi output at init(I2C)=Hi sequence ends. → Lo → Lo after initial www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 9/19 2012.02 - Rev.A BH6456GUL ○STOP sequence It changes to the next state after short brake 16.7μsec(typ) when the state transition shown in the following while the sequence is operating is done. ・ ・ ・ ・ ・ ・ ・ When Initial sequence ∞ direction ends When Initial sequence ends When normal sequence ends When dir bit signal reversing input is done at START bit = H When initial sequence cancels When normal sequence cancels When the normal sequence interrupts at an initial sequence Technical Note ○ Output rise, fall waveform VM Output voltage (VM-B)*0.9+B Tfall (VM-B)*0.1+B B A A*0.9 A*0.1 0V Trise Output current 0mA A voltage = (VM voltage) – (Simulation DC output current at the only Resistance load) ×(Upper side output On-R) B voltage = (Simulation DC output current at the only Resistance load) × (Lower side output On-R) (Ex.) In case, the load is Resistance element = 2Ω, capacity element = 0.033μF 25°C, VM=3V, Upper side output On-R = 1Ω, Lower side output On-R = 1Ω A voltage = (VM voltage) – ((VM voltage)÷(Load (R)+ Total ON-R))×(Upper side ON-R) = 3V – (3V÷(2Ω+(1Ω+1Ω)))×1Ω = 2.25V B voltage = ((VM voltage)÷(Load (R)+ Total ON-R))×(Lower side ON-R) = (3V÷(2Ω+(1Ω+1Ω)))×1Ω = 0.75V Rise time = Trise (A×0.1 to A×0.9) = 100nsec(typ) Fall time = Tfall ((VM-B)×0.9+B to (VM-B)×0.1+B) = 100nsec(typ) www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 10/19 2012.02 - Rev.A BH6456GUL ●Register detail ○Register catalogue Bit D0 D1 D2 D3 D4 D5 D6 D7 address : 1H D0 D1 D2 D3 D4 D5 D6 D7 address : 2H D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 brake1[0] brake1[1] brake1[2] brake1[3] brake1[4] brake1[5] brake1[6] brake1[7] tb[0] tb[1] tb[2] tb[3] tb[4] tb[5] tb[6] tb[7] Drive waveform setting[0] brake1 Drive waveform setting[1] brake1 Drive waveform setting[2] brake1 Drive waveform setting[3] brake1 Drive waveform setting[4] brake1 Drive waveform setting[5] brake1 Drive waveform setting[6] brake1 Drive waveform setting[7] brake1 Drive waveform setting[0] tb Drive waveform setting[1] tb Drive waveform setting[2] tb Drive waveform setting[3] tb Drive waveform setting[4] tb Drive waveform setting[5] tb Drive waveform setting[6] tb Drive waveform setting[7] tb ta[0] ta[1] ta[2] ta[3] ta[4] ta[5] ta[6] ta[7] Drive waveform setting[0] ta Drive waveform setting[1] ta Drive waveform setting[2] ta Drive waveform setting[3] ta Drive waveform setting[4] ta Drive waveform setting[5] ta Drive waveform setting[6] ta Drive waveform setting[7] ta BIT Name dir MODE START init Initb[0] Initb[1] Initb[2] HiZE Function Output direction setting while normal sequence Mode of brake1/brake2 setting for initial/normal sequence Start setting for normal sequence Start setting for initial sequence Macro direction setting while initial sequence[0] Macro direction setting while initial sequence [1] Technical Note address : 0H Macro direction setting while initial sequence [2] Dead time setting ( Lo: 1 cycle of osc[2:0] setting 、 Hi: Internal CLK 1 cycle ( typ 66.67nsec) address : 3H www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 11/19 2012.02 - Rev.A BH6456GUL Technical Note Bit BIT Name Function Drive waveform setting[0] brake2 Drive waveform setting[1] brake2 Drive waveform setting[2] brake2 Drive waveform setting[3] brake2 Drive waveform setting[4] brake2 Drive waveform setting[5] brake2 Drive waveform setting[6] brake2 Drive waveform setting[7] brake2 Drive time count setting[0] Drive time count setting[1] Drive time count setting[2] Drive time count setting[3] Drive time count setting[4] Drive time count setting[5] Drive time count setting[6] Drive time count setting[7] Drive time count setting[8] Drive time count setting[9] Drive time count setting[10] Drive time count setting[11] Drive time count setting[12] Drive time count setting[13] Drive time count setting[14] Drive time count setting[15] Drive time basic cycle setting[0] Drive time basic cycle setting [1] Drive time basic cycle setting [2] Internal CLK basic cycle setting[0] Internal CLK basic cycle setting [1] Internal CLK basic cycle setting [2] Output logic setting b Output logic setting a address : 4H D0 brake2[0] D1 brake2[1] D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 address : 6H D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 cnt[8] cnt[9] cnt[10] cnt[11] cnt[12] cnt[13] cnt[14] cnt[15] cntck[0] cntck[1] cntck[2] osc[0] osc[1] osc[2] pb pa brake2[2] brake2[3] brake2[4] brake2[5] brake2[6] brake2[7] cnt[0] cnt[1] cnt[2] cnt[3] cnt[4] cnt[5] cnt[6] cnt[7] address : 5H address : 7H www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 12/19 2012.02 - Rev.A BH6456GUL Technical Note Bit D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 BIT Name cntout[0] cntout[1] cntout[2] cntout[3] cntout[4] cntout[5] cntout[6] cntout[7] cntout[8] cntout[9] cntout[10] cntout[11] cntout[12] cntout[13] cntout[14] cntout[15] initEXT EXT TEST TEST TEST TEST TEST TEST TEST TEST TEST TEST TEST TEST TEST TEST TEST TEST TEST TEST TEST TEST TEST TEST Function Drive time count value output[0] Drive time count value output[1] Drive time count value output[2] Drive time count value output[3] Drive time count value output[4] Drive time count value output[5] Drive time count value output[6] Drive time count value output[7] Drive time count value output[8] Drive time count value output[9] Drive time count value output[10] Drive time count value output[11] Drive time count value output[12] Drive time count value output[13] Drive time count value output[14] Drive time count value output[15] After initial sequence, Hi output Hi output while normal sequence、Lo output at the stop mode address : 8H address : 9H address : AH address : BH address : CH www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 13/19 2012.02 - Rev.A BH6456GUL ○Internal CLK basic cycle setting [osc] Internal CLK 1 cycle = 66.67nsec(typ) Magnificati on 3’b000 3’b001 Internal CLK cycle number 1 2 Magnificati on 3’b010 3’b011 Internal CLK cycle number 3 4 Magnificati on 3’b100 3’b101 Internal CLK cycle number 5 6 Magnificati on 3’b110 3’b111 Internal CLK cycle number 7 8 Technical Note ○Drive waveform [ta, brake1, tb, brake2] Osc Osc Time setting Cycle number 8’b0100_0000 8’b0100_0001 8’b0100_0010 8’b0100_0011 … 8’b0111_1101 8’b0111_1110 8’b0111_1111 64 65 66 67 … 125 126 127 8’b1000_0000 8’b1000_0001 8’b1000_0010 8’b1000_0011 … 8’b1101_1101 8’b1101_1110 8’b1101_1111 Osc Time setting Cycle number 128 129 130 131 … 189 190 191 8’b1100_0000 8’b1100_0001 8’b1100_0010 8’b1100_0011 … 8’b1111_1101 8’b1111_1110 8’b1111_1111 Osc Time setting Cycle number 192 193 194 195 … 253 254 255 Time setting Cycle number 8’b0000_0000 8’b0000_0001 8’b0000_0010 8’b0000_0011 … 8’b0011_1101 8’b0011_1110 8’b0011_1111 1 1 2 3 … 61 62 63 ○Drive time basic cycle setting [cntck] Magnificati on 3’b000 3’b001 Cycle number 1 2 Magnificati on 3’b010 3’b011 Cycle number 4 8 Magnificati on 3’b100 3’b101 Cycle number 15 32 Magnificati on 3’b110 3’b111 Cycle number 64 127 www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 14/19 2012.02 - Rev.A BH6456GUL ○Macro direction setting while initial sequence [initB] ( (Total count number) = (cntck)×(initB)) count setting 3’b000 3’b001 Cntck cycle number 1 2 count setting 3’b010 3’b011 Cntck cycle number 4 8 count setting 3’b100 3’b101 Cntck cycle number 15 32 count setting 3’b110 3’b111 Cntck cycle number 64 127 Technical Note ○Drive time count setting [cnt] ( (Total Drive count number) = (cntck)×(cnt)) count setting Cntck cycle number 16’h0000 16’h0001 16’h0002 16’h0003 … 16’h3FFD 16’h3FFE 16’h3FFF 1 1 2 3 … 16381 16382 16383 16’h4000 16’h4001 16’h4002 16’h4003 … 16’h7FFD 16’h7FFE 16’h7FFF count setting Cntck cycle number 16384 16385 16386 16387 … 32765 32766 32767 count setting 16’h8000 16’h8001 16’h8002 16’h8003 … 16’hBFFD 16’hBFFE 16’hBFFF Cntck cycle number 32768 32769 32770 32771 … 49149 49150 49151 count setting 16’hC000 16’hC001 16’hC002 16’hC003 … 16’hFFFD 16’hFFFE 16’hFFFF Cntck cycle number 49152 49153 49154 49155 … 65533 65534 65535 (Ex.) In case, setting cntck[2:0] = 3’b001, cnt[15:0] = 16’h8000 cntck×cnt = 2×32768 = 65536count = 851.968msec (In case of setting a cycle = 13usec) www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 15/19 2012.02 - Rev.A BH6456GUL Technical Note ●I/O Peripheral Circuit 1) Pull up resistance of SDA terminal SDA is NMOS open drain, so requires pull up resistance. As for this resistance value (RPU), select an appropriate value to this resistance value from micro-controller VIL, IL, and VOL – IOL characteristics of this IC. If RPU is large, action frequency is limited. The smaller the RPU, the larger the consumption current at action. 2) Maximum value of RPU The maximum value of RPU is determined by the following factors. (Ⅰ)SDA rise time to be determined by the capacity (CBUS) of BUS line of RPU and SDA should be tR or below. And AC timing should be satisfied even when SDA rise time is late. (Ⅱ)The BUS electric potential V1 to be determined by input leak total (IL) of device connected to BUS at output of “H” to SDA BUS and RPU should sufficiently secure the input “H” level (VIH) of micro-controller and driver including recommended noise margin 0.2VCC. Micro-controller BR24LX VCC - IL×RPU - 0.2×VCC ≧ VIH RPU ∴RPU≦ 0.8×VCC - VIH IL ・・・・・① IL V1 IL SDA terminal Example.) VCC = 3V, IL=10μA, VIH = 0.7×VCC from ① RPU≦ 0.8×3 - 0.7×3 10×10 -6 = 30kΩ Bus line capacity CBUS 3) Minimum value of RPU Fig.6 2 wire Serial Interface 1 The minimum value of RPU is determined by the following factors. (Ⅰ)When IC outputs LOW, it should be satisfied that VOLMAX = 0.4V, and IOLMAX = 3mA. VCC-VOL RPU ≦ IOL ・・・・・② (Ⅱ)VOLMAX = 0.4V should secure the input “L” level (VIL) of micro-controller and driver including recommended noise margin 0.1VCC. VOLMAX ≦ VIL-0.1×VCC Ex.) VCC = 3V, VOL=0.4V, IOL = 3mA, micro-controller, driver VIL = 0.3×VCC 3 - 0.4 = 867[Ω] 3×10-3 And VOL = 0.4[V], VIL = 0.3×3 = 0.9[V] Therefore, the condition (Ⅱ) is satisfied. RPU≧ 4) Pull up resistance of SCL terminal WHEN SCL control is made at CMOS output port, there is no need but in the case there is timing where SCL becomes “Hi-Z”, add a pull up resistance. As for the pull up resistance, one of several kΩ to several ten kΩ is recommended in consideration of drive performance of output port of micro-controller. www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 16/19 2012.02 - Rev.A BH6456GUL Technical Note ●Cautions on Micro-controller Connection 1) Rs In the 2 wire Serial Interface, it is recommended that SDA port is of open drain input/output. However, when to use CMOS input / output of tri state to SDA port, inset a series resistance Rs between the pull up resistance Rpu and the SDA terminal of driver. This controls over current that occurs when PMOS of the micro-controller and NMOS of driver are turned ON simultaneously. Rs also plays the role of protection of SDA terminal against surge. Therefore, even when SDA port is open drain input/output, Rs can be used. ACK RPU Rs SCL H output of micro-controller SDA L output of Driver Micro-controller Driver Fig.7 2 wire Serial Interface 2 Over current flows to SDA line by H output of micro-controller and L output of Driver Fig.8 Input / Output collision timing 2) Maximum value of Rs The maximum value of Rs is determined by the following relations. (Ⅰ)SDA rise time to be determined by the capacity (Cb) of BUS line of Rpu and SDA should be tR or below. And AC timing should be satisfied even when SDA rise time is late. (Ⅱ)The BUS electric potential V2 to be determined by Rpu and Rs at the moment when driver outputs “L” to SDA BUS should sufficiently secure the input “L” level (VIL) of micro-controller including recommended noise margin 0.1VCC. VCC RPU V2 Rs IOL Bus line capacity Cb VIL VOL (VCC-VOL)×RS RPU+RS ∴Rs ≦ +VOL+0.1×VCC ≦ VIL VIL-VOL-0.1×VCC 1.1×VCC-VIL ×RPU ・・・・③ Example) When VCC = 3V, VIL = 0.3×VCC, VOL = 0.4V, RPU = 20kΩ, from ③ driver micro-controller Fig.9 2 wire Serial Interface 3 Rs ≦ 0.3×3 - 0.4 - 0.1×3 1.1×3 - 0.3×3 ×20×103 = 1.67[kΩ] 3) Minimum value of RS The minimum value of Rs is determined by over current at BUS collision. When over current flows, noises in power source line, and instantaneous power failure of power source may occur. When allowable over current is defined as I, the following relation must be satisfied. Determine the allowable current in consideration of impedance of power source line in set and so forth. Set the over current to driver 10mA or below. VCC RS ≦I ・・・・④ RPU RS L output Exampre) When VCC=3V, I=10mA, From ④ Rs≧ 3 10×10-3 =300[Ω] H output Over current I Microcontroller Driver Fig.10 2 wire Serial Interface 4 www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 17/19 2012.02 - Rev.A BH6456GUL Technical Note ●Operation Notes 1) Absolute maximum ratings Use of the IC in excess of absolute maximum ratings, such as the applied voltage (VCC) or operating temperature range (Topr), may result in IC damage. Assumptions should not be made regarding the state of the IC (short mode or open mode) when such damage is suffered. A physical safety measure, such as a fuse, should be implemented when using the IC at times where the absolute maximum ratings may be exceeded. 2) Storage temperature range (Tstq) As long as the IC is kept within this range, there should be no problems in the IC’s performance. Conversely, extreme temperature changes may result in poor IC performance, even if the changes are within the above range. Power supply and wiring Be sure to connect the power terminals outside the IC. Do not leave them open. Because a return current is generated by a counter electromotive force of the motor, take necessary measures such as putting a Capacitor between the power source and the ground as a passageway for the regenerative current. Be sure to connect a Capacitor of proper capacitance (0.1μF to 10μF) between the power source and the ground at the foot of the IC, and ensure that there is no problem in properties of electrolytic Capacitors such as decrease in capacitance at low temperatures. When the connected power source does not have enough current absorbing capability, there is a possibility that the voltage of the power source line increases by the regenerative current an exceeds the absolute maximum rating of this product and the peripheral circuits. Therefore, be sure to take physical safety measures such as putting a zener diode for a voltage clamp between the power source an the ground. Ground terminal and wiring The potential at GND terminals should be made the lowest under any operating conditions. Ensure that there are no terminals where the potentials are below the potential at GND terminals, including the transient phenomena. The motor ground terminals RNF and PGND, and the small signal ground terminal GND are not interconnected with one another inside the IC. It is recommended that you should isolate the large-current RNF pattern and PGND pattern from the small-signal GND pattern, and should establish a one-point grounding at a reference point of the set, to avoid fluctuation of small-signal G voltages caused by voltage changes due to pattern wire resistances and large currents. Also prevent the voltage variation of the ground wiring patterns of external components. Use short and thick power source and ground wirings to ensure low impedance. Thermal design Use a proper thermal design that allows for a sufficient margin of the power dissipation (Pd) at actual operating conditions. Pin short and wrong direction assembly of the device Use caution when positioning the IC for mounting on printed circuit boards. The IC may be damaged if there is any connection error or if positive and ground power supply terminals are reversed. The IC may also be damaged if pins are shorted together or are shorted to other circuit’s power lines. Avoiding strong magnetic field Malfunction may occur if the IC is used around a strong magnetic field. ASO Ensure that the output transistors of the motor driver are not driven under excess conditions of the absolute maximum ratings and ASO. TSD (Thermal Shut Down) circuit If the junction temperature (Tjmax) reaches 150°C, the TSD circuit will operate, and the coil output circuit of the motor will open. There is a temperature hysterics of approximately 25°C. The TSD circuit is designed only to shut off the IC in order to prevent runaway thermal operating. It is not designed to protect the IC or guarantee its operation. The performance of the IC’s characteristics is not guaranteed and it is recommended that the device is replaced after the TSD is activated. 3) 4) 5) 6) 7) 8) 9) www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 18/19 2012.02 - Rev.A BH6456GUL Technical Note 10) Regarding the input pin of the IC + This monolithic IC contains P isolation and P substrate layers between adjacent elements to keep them isolated. P-N junctions are formed at the intersection of these P layers with the N layers of other elements, creating a parasitic diode or transistor. For example, the relation between each potential is as follows: When GND > Pin A, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic diode and transistor. Parasitic elements can occur inevitably in the structure of the IC. The operation of parasitic elements can result in mutual interference among circuits, operational faults, or physical damage. Accordingly, methods by which parasitic elements operate, such as applying a voltage that is lower than the GND (P substrate) voltage to an input pin, should not be used. Resistor Pin A Pin A N P P Pin B C B E B + Transistor (NPN) Pin B C E Parasitic elements GND N P + N N Parasitic element P + N N P P + N P substrate P substrate Other adjacent elements Parasitic element GND Parasitic elements GND GND Fig.11 Example of Simple IC Architecture ●Ordering Information B H 6 4 5 6 G U L E2 Packaging and forming specification E2: Embossed tape and reel Part Number Package VCSP50L1 www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. 19/19 2012.02 - Rev.A Notice Notes No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd. The content specified herein is subject to change for improvement without notice. The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request. Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production. Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage. The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information. The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices). The Products specified in this document are not designed to be radiation tolerant. While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons. Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual. The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuelcontroller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing. If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law. Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us. ROHM Customer Support System http://www.rohm.com/contact/ www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. R1120A
BH6456GUL_12 价格&库存

很抱歉,暂时无法提供与“BH6456GUL_12”相匹配的价格&库存,您可以联系我们找货

免费人工找货