M27C2001-55XF1

M27C2001 2 Mbit (256Kb x 8) UV EPROM and OTP EPROM Features ■ 5V ± 10% supply voltage in Read operation ■ Access time: 55ns ■ Low power consumption: – Active Current 30mA at 5MHz – Standby Current 100µA FDIP32W (F) Programming voltage: 12.75V ± 0.25V ■ Programming time: 100µs/word ■ Electronic signature – Manufacturer Code: 20h – Device Code: 61h PDIP32 (B) u d o r P e t e l o PLCC32 (C) Packages – ECOPACK® packages available. ) (s ) s ( ct 1 1 ■ ■ 32 32 TSOP32 (N) 8 x 20 mm s b O t c u d o r P e t e l o s b O May 2006 Rev 4 1/25 www.st.com 1 M27C2001 Contents Contents 1 Summary description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2 Device operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.1 Read Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.2 Standby Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.3 Two Line Output Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.4 System Considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.5 Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.6 PRESTO II Programming Algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.7 Program Inhibit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 2.8 Program Verify . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 2.9 Electronic Signature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 2.10 Erasure operation (applies to UV EPROM) . . . . . . . . . . . . . . . . . . . . . . . 10 ) s ( ct u d o r P e t e l o s b O 3 Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4 DC and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6 Part numbering scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 ) (s t c u d o r P e t e l o 7 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 s b O 2/25 List of tables M27C2001 List of tables Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10. Table 11. Table 12. Table 13. Table 14. Table 15. Table 16. Table 17. Signal Names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Operating Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Electronic Signature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 AC Measurement conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Capacitance (TA = 25°C, f = 1 MHz). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Read Mode DC Characteristics (TA = 0 to 70°C or –40 to 85°C; VCC = 5V ± 5% or 5V ± 10%; VPP = VCC) . . . . . . . . . . . . 14 Programming Mode DC Characteristics (TA = 25°C; VCC = 6.25V ± 0.25V; V PP = 12.75V ± 0.25V) . . . . . . . . . . . . . . . . . . . . . . . . 15 Read Mode AC Characteristics (TA = 0 to 70°C or –40 to 85°C; VCC = 5V ± 5% or 5V ± 10%; VPP = VCC) . . . . . . . . . . . . 15 Read Mode AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Programming Mode AC Characteristics (TA = 25°C; VCC = 6.25 ± 0.25V; VPP = 12.75 ± 0.25V) . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 FDIP32W - 32 pin Ceramic Frit-seal DIP, with window, Package Mechanical Data . . . . . . 19 PDIP32 - 32 lead Plastic DIP, 600 mils width, Package Mechanical Data . . . . . . . . . . . . . 20 PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Mechanical Data. . . . . . . . . . . . 21 TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20 mm, Package Mechanical Data. . . . 22 Ordering Information Scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 ) s ( ct u d o r P e t e l o ) (s t c u d o r P e t e l o s b O 3/25 s b O M27C2001 List of figures List of figures Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Figure 11. Figure 12. Figure 13. Logic Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 DIP Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 LCC Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 TSOP Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Programming Flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 AC Testing Input Output Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 AC Testing Load Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Read Mode AC Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Programming and Verify Modes AC Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 FDIP32W - 32 pin Ceramic Frit-seal DIP, with window, Package Outline . . . . . . . . . . . . . 19 PDIP32 - 32 lead Plastic DIP, 600 mils width, Package Outline. . . . . . . . . . . . . . . . . . . . . 20 PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Outline . . . . . . . . . . . . . . . . . . . 21 TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20 mm, Package Outline . . . . . . . . . . . 22 ) s ( ct u d o r P e t e l o ) (s s b O t c u d o r P e t e l o s b O 4/25 Summary description 1 M27C2001 Summary description The M27C2001 is a high speed 2 Mbit EPROM offered in the two ranges UV (ultra violet erase) and OTP (one time programmable). It is ideally suited for microprocessor systems requiring large programs and is organized as 262,144 by 8 bits. The FDIP32W (window ceramic frit-seal package) has a transparent lids which allow the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure. For applications where the content is programmed only one time and erasure is not required, the M27C2001 is offered in PDIP32, PLCC32 and TSOP32 (8 x 20 mm) packages. ) s ( ct In order to meet environmental requirements, ST offers the M27C2001 in ECOPACK ® packages. ECOPACK packages are Lead-free. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. u d o r P e ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com. Figure 1. VCC 18 )- A0-A17 s ( t c P u d o e t e ol s b O 5/25 Pr Table 1. t e l o Logic Diagram VPP s b O 8 Q0-Q7 M27C2001 E G VSS AI00716B Signal Names A0-A17 Address Inputs Q0-Q7 Data Outputs E Chip Enable G Output Enable P Program VPP Program Supply VCC Supply Voltage VSS Ground M27C2001 Summary description Figure 2. DIP Connections 1 32 2 31 3 30 4 29 5 28 6 27 7 26 8 25 M27C2001 9 24 10 23 11 22 12 21 13 20 14 19 15 18 16 17 VPP A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 Q0 Q1 Q2 VSS VCC P A17 A14 A13 A8 A9 A11 G A10 E Q7 Q6 Q5 Q4 Q3 u d o r P e AI00717 t e l o LCC Connections ) (s s b O A12 A15 A16 VPP VCC P A17 Figure 3. ) s ( ct r P e t e l o O bs 9 M27C2001 25 A14 A13 A8 A9 A11 G A10 E Q7 17 VSS Q3 Q4 Q5 Q6 u d o 1 32 Q1 Q2 ct A7 A6 A5 A4 A3 A2 A1 A0 Q0 AI00718 6/25 Summary description Figure 4. M27C2001 TSOP Connections A11 A9 A8 A13 A14 A17 P VCC VPP A16 A15 A12 A7 A6 A5 A4 1 8 9 32 M27C2001 (Normal) 16 25 24 t e l o ) (s t c u d o r P e t e l o s b O 7/25 s b O ) s ( ct u d o r P e 17 AI01153B G A10 E Q7 Q6 Q5 Q4 Q3 VSS Q2 Q1 Q0 A0 A1 A2 A3 M27C2001 2 Device operation Device operation The operating modes of the M27C2001 are listed in the Table 2. A single power supply is required in the read mode. All inputs are TTL levels except for V PP and 12V on A9 for Electronic Signature. 2.1 Read Mode The M27C2001 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (E) is the power control and should be used for device selection. Output Enable (G) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time (tAVQV) is equal to the delay from E to output (tELQV). Data is available at the output after a delay of tGLQV from the falling edge of G, assuming that E has been low and the addresses have been stable for at least tAVQV-t GLQV. ) s ( ct 2.2 u d o r P e Standby Mode t e l o The M27C2001 has a standby mode which reduces the supply current from 30mA to 100µA. The M27C2001 is placed in the standby mode by applying a CMOS high signal to the E input. When in the standby mode, the outputs are in a high impedance state, independent of the G input. ) (s 2.3 s b O Two Line Output Control t c u Because EPROM devices are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows: d o r a) the lowest possible memory power dissipation, b) complete assurance that output bus contention will not occur. P e t e l o s b O 2.4 For the most efficient use of these two control lines, E should be decoded and used as the primary device selecting function, while G should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device. System Considerations The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of E. The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 0.1µF ceramic capacitor be used on every device between VCC and VSS. This should 8/25 Device operation M27C2001 be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7µF bulk electrolytic capacitor should be used between V CC and VSS for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces. 2.5 Programming When delivered (and after each erasure for UV EPROM), all bits of the M27C2001 are in the '1' state. Data is introduced by selectively programming '0's into the desired bit locations. Although only '0's will be programmed, both '1's and '0's can be present in the data word. The only way to change a '0' to a '1' is by die exposure to ultraviolet light (UV EPROM). The M27C2001 is in the programming mode when VPP input is at 12.75V, E is at VIL and P is pulsed to VIL. The data to be programmed is applied to 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V CC is specified to be 6.25 ± 0.25V. ) s ( ct 2.6 u d o r P e PRESTO II Programming Algorithm t e l o PRESTO II Programming Algorithm allows the whole array to be programmed with a guaranteed margin, in a typical time of 26.5 seconds. Programming with PRESTO II consists of applying a sequence of 100µs program pulses to each byte until a correct verify occurs (see Figure 5). During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides the necessary margin to each programmed cell. Figure 5. ) (s t c u Programming Flowchart d o r VCC = 6.25V, VPP = 12.75V P e t e l o s b O s b O n=0 P = 100µs Pulse NO ++n = 25 YES FAIL NO VERIFY ++ Addr YES Last Addr NO YES CHECK ALL BYTES 1st: VCC = 6V 2nd: VCC = 4.2V AI00715C 9/25 M27C2001 2.7 Device operation Program Inhibit Programming of multiple M27C2001s in parallel with different data is also easily accomplished. Except for E, all like inputs including G of the parallel M27C2001 may be common. A TTL low level pulse applied to a M27C2001's P input, with E low and VPP at 12.75V, will program that M27C2001. A high level E input inhibits the other M27C2001s from being programmed. 2.8 Program Verify A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with E and G at VIL, P at VIH, VPP at 12.75V and VCC at 6.25V. 2.9 ) s ( ct u d o Electronic Signature r P e The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the 25 ± 5°C ambient temperature range that is required when programming the M27C2001. To activate the ES mode, the programming equipment must force 11.5 to 12.5V on address line A9 of the M27C2001 with V PP = VCC = 5V. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to V IH. All other address lines must be held at VIL during Electronic Signature mode. Byte 0 (A0 = VIL) represents the manufacturer code and byte 1 (A0 = VIH) the device identifier code. For the STMicroelectronics M27C2001, these two identifier bytes are given in Table 3 and can be read-out on outputs Q7 to Q0. t e l o ) (s s b O t c u d o r 2.10 Erasure operation (applies to UV EPROM) P e The erasure characteristics of the M27C2001 are such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000Å range. Data shows that constant exposure to room level fluorescent lighting could erase a typical M27C2001 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27C2001 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27C2001 window to prevent unintentional erasure. The recommended erasure procedure for the M27C2001 is exposure to short wave ultraviolet light which has wavelength of 2537Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15W-s/cm2. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000µW/cm2 power rating. The M27C2001 should be placed within 2.5cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure. s b O t e l o 10/25 Device operation M27C2001 Table 2. Operating Modes Mode Note: E G P A9 VPP Q7-Q0 Read VIL VIL X X VCC or VSS Data Out Output Disable VIL VIH X X VCC or VSS Hi-Z Program VIL VIH VIL Pulse X VPP Data In Verify VIL VIL VIH X VPP Data Out Program Inhibit VIH X X X VPP Hi-Z Standby VIH X X X VCC or VSS Hi-Z Electronic Signature VIL VIL VIH VID VCC Codes Table 3. Identifier A0 Q7 Q6 Q5 Manufacturer’s Code VIL 0 0 1 Device Code VIH 0 1 1 t c u d o r P e t e l o s b O u d o Electronic Signature ) (s 11/25 ) s ( ct X = VIH or VIL, VID = 12 ± 0.5V. Q4 r P e Q3 s b O t e l o 0 0 Q2 Q1 Q0 Hex Data 0 0 0 0 20h 0 0 0 1 61h M27C2001 3 Maximum ratings Maximum ratings Except for the rating "Operating Temperature Range", stresses above those listed in the Table 4 may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents. Table 4. Absolute Maximum Ratings Symbol TA Parameter Ambient Operating Temperature TBIAS Temperature Under Bias TSTG Storage Temperature VIO (2) Value (1) Supply Voltage VA9 (2) e t e l A9 Voltage VPP uc od Input or Output Voltage (except A9) VCC o s b Program Supply Voltage 1. Depends on range. ) s ( t –40 to 125 –50 to 125 Pr Unit °C °C –65 to 150 °C –2 to 7 V –2 to 7 V –2 to 13.5 V –2 to 14 V 2. Minimum DC voltage on Input or Output is –0.5V with possible undershoot to –2.0V for a period less than 20ns. Maximum DCvoltage on Output is VCC +0.5V with possible overshoot to VCC +2V for a period less than 20ns. O ) s ( t c u d o r P e t e l o s b O 12/25 DC and AC parameters 4 M27C2001 DC and AC parameters This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in Table 5, Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters. Table 5. AC Measurement conditions High Speed Standard Input Rise and Fall Times ≤10ns ≤20ns Input Pulse Voltages 0 to 3V 0.4V to 2.4V Input and Output Timing Ref. Voltages Table 6. Parameter CIN Input Capacitance COUT Output Capacitance 1. Sampled only, not 100% tested Figure 6. ) (s u d o 1.5V 0.8V and 2V r P e Capacitance (1) (TA = 25°C, f = 1 MHz) Symbol ) s ( ct Test Condition t e l o VIN = 0V VOUT = 0V s b O AC Testing Input Output Waveform t c u High Speed od e t e ol s b O Pr 3V 1.5V 0V Standard 2.4V 0.4V 2.0V 0.8V AI01822 13/25 Min Max Unit 6 pF 12 pF M27C2001 Figure 7. DC and AC parameters AC Testing Load Circuit 1.3V 1N914 3.3kΩ DEVICE UNDER TEST OUT CL ) s ( ct CL = 30pF for High Speed CL = 100pF for Standard CL includes JIG capacitance u d o AI01823B r P e Read Mode DC Characteristics (1) (TA = 0 to 70°C or –40 to 85°C; VCC = 5V ± 5% or 5V ± 10%; VPP = VCC) Table 7. Symbol t e l o Parameter Test Condition Max Unit 0V ≤VIN ≤VCC ±10 µA 0V ≤VOUT ≤VCC ±10 µA E = VIL, G = V IL, IOUT = 0mA, f = 5MHz 30 mA E = VIH 1 mA E > VCC – 0.2V 100 µA VPP = VCC 10 µA s b O Min ILI Input Leakage Current ILO Output Leakage Current ICC Supply Current ICC1 Supply Current (Standby) TTL ICC2 Supply Current (Standby) CMOS IPP Program Current VIL Input Low Voltage –0.3 0.8 V Input High Voltage 2 VCC + 1 V 0.4 V VIH e t e l so b O VOH t c u od (2) VOL ) (s Pr Output Low Voltage IOL = 2.1mA Output High Voltage TTL IOH = –400µA 2.4 V Output High Voltage CMOS IOH = –100µA VCC – 0.7V V 1. VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP. 2. Maximum DC voltage on Output is VCC +0.5V. 14/25 DC and AC parameters Table 8. M27C2001 Programming Mode DC Characteristics (1) (TA = 25°C; VCC = 6.25V ± 0.25V; VPP = 12.75V ± 0.25V) Symbol Parameter Test Condition Min 0 ≤VIN ≤VIH Max Unit ±10 µA 50 mA 50 mA ILI Input Leakage Current ICC Supply Current IPP Program Current VIL Input Low Voltage –0.3 0.8 V VIH Input High Voltage 2 VCC + 0.5 V VOL Output Low Voltage 0.4 V VOH Output High Voltage TTL VID A9 Voltage E = V IL IOL = 2.1mA IOH = –400µA V 11.5 12.5 V u d o 1. VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP. Table 9. ) s ( ct 2.4 r P e Read Mode AC Characteristics (1) (TA = 0 to 70°C or –40 to 85°C; VCC = 5V ± 5% or 5V ± 10%; VPP = VCC) t e l o M27C2001 Symbol Alt Parameter Test Condition -55 (2) Min tAVQV tACC tELQV tCE tGLQV tOE tEHQZ Output Enable Low to Output Valid Chip Enable High to Output Hi-Z tGHQZ (3) tDF tAXQX tOH O bs tDF )- s b O Max Min Max -80 -90 Min Max Max 70 80 90 ns G = V IL 55 70 80 90 ns E = V IL 30 35 40 40 ns G = V IL 0 30 0 30 0 30 0 30 ns Output Enable High to Output Hi-Z E = V IL 0 30 0 30 0 30 0 30 ns Address Transition to Output Transition E = VIL, G = V IL 0 0 0 1. VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP. 2. In case of 55ns speed see High Speed AC measurement conditions. 3. Sampled only, not 100% tested. 15/25 Min Unit 55 E = VIL, G = V IL s ( t c u d o Chip Enable Low to Output Valid r P e t e l o (3) Address Valid to Output Valid -70 0 ns M27C2001 DC and AC parameters Table 10. Read Mode AC Characteristics (1) (TA = 0 to 70°C or –40 to 85°C; V CC = 5V ± 5% or 5V ± 10%; VPP = VCC) M27C2001 Symbol Alt Parameter Test Condition -10 -12 -15/-20/-25 Min Max Min Max Min Unit Max tAVQV tACC Address Valid to Output Valid E = V IL, G = VIL 100 120 150 ns tELQV tCE Chip Enable Low to Output Valid G = VIL 100 120 150 ns tGLQV tOE Output Enable Low to Output Valid E = VIL 50 50 tEHQZ (2) tDF Chip Enable High to Output Hi-Z G = VIL tGHQZ (2) tDF Output Enable High to Output Hi-Z E = VIL tAXQX tOH Address Transition to Output Transition 0 e t e l o s b E = V IL, G = VIL O ) 30 0 0 30 0 40 0 40 ns 0 50 ns 0 50 ns c u d o r P 0 ) s ( t 60 0 ns s ( t c 1. VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP. 2. Sampled only, not 100% tested. u d o r P e t e l o s b O 16/25 DC and AC parameters Figure 8. M27C2001 Read Mode AC Waveforms VALID A0-A17 VALID tAVQV tAXQX E tEHQZ tGLQV G tGHQZ tELQV ) s ( ct Hi-Z Q0-Q7 du AI00719B e t e ol o r P Programming Mode AC Characteristics(1) (TA = 25°C; VCC = 6.25 ± 0.25V; VPP = 12.75 ± 0.25V) Table 11. Symbol Alt Parameter tAVPL tAS Address Valid to Program Low tQVPL tDS Input Valid to Program Low tVPHPL tVPS VPP High to Program Low tVCHPL tVCS VCC High to Program Low tELPL tCES tPLPH tPW )- s b O Test Condition Min Max Unit 2 µs 2 µs 2 µs 2 µs Chip Enable Low to Program Low 2 µs Program Pulse Width 95 Program High to Input Transition 2 µs o s b tOES Input Transition to Output Enable Low 2 µs tOE Output Enable Low to Output Valid tDFP Output Enable High to Output Hi-Z 0 tGHAX tAH Output Enable High to Address Transition 0 e t e l tPHQX tQXGL tGLQV O tGHQZ (2) tDH uc od Pr t(s 1. VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP. 2. Sampled only, not 100% tested. 17/25 105 µs 100 ns 130 ns ns M27C2001 DC and AC parameters Figure 9. Programming and Verify Modes AC Waveforms VALID A0-A17 tAVPL Q0-Q7 DATA IN DATA OUT tQVPL tPHQX VPP tVPHPL tGLQV tGHQZ VCC tVCHPL tGHAX ) s ( ct E tELPL P tPLPH u d o tQXGL G PROGRAM r P e VERIFY t e l o ) (s AI00720 s b O t c u d o r P e t e l o s b O 18/25 Package mechanical data 5 M27C2001 Package mechanical data Table 12. FDIP32W - 32 pin Ceramic Frit-seal DIP, with window, Package Mechanical Data mm inches Symbol Typ Min Max A Typ Min 5.72 Max 0.225 A1 0.51 1.40 0.020 0.055 A2 3.91 4.57 0.154 0.180 A3 3.89 4.50 0.153 0.177 0.41 0.56 — — B B1 1.45 — du C 0.23 0.30 0.009 D 41.73 42.04 1.643 D2 38.10 — — 1.500 E 15.24 — — 0.600 13.06 13.36 — — E1 e 2.54 eA 14.99 16.18 L 3.18 S 1.52 ∅ o r P 0.100 — 0.012 1.655 — — — — 0.514 0.526 — — — — 0.637 0.710 2.49 0.060 — — 4° 11° 0.590 0.022 18.03 b O )- c u d N — t(s 7.11 α e t e l so — eB ) s ( ct 0.016 0.057 0.125 0.280 32 0.098 — — 4° 11° 32 o r P Figure 10. FDIP32W - 32 pin Ceramic Frit-seal DIP, with window, Package Outline e t e ol s b O A2 A3 A1 B1 B A L e α eA D2 C eB D S N ∅ E1 E 1 FDIPW-a 1. Drawing is not to scale. 19/25 M27C2001 Package mechanical data Table 13. PDIP32 - 32 lead Plastic DIP, 600 mils width, Package Mechanical Data mm inches Symbol Typ Min Max A — A1 A2 Min Max 5.08 — 0.200 0.38 — 0.015 — 3.56 4.06 0.140 0.160 0.38 0.51 0.015 0.020 — — — — C 0.20 0.30 0.008 0.012 D 41.78 42.04 1.645 B B1 1.52 Typ 0.060 D2 38.10 — — 1.500 E 15.24 — — 0.600 13.59 13.84 — — 0.100 0.600 E1 e1 2.54 eA 15.24 — — 15.24 17.78 L 3.18 3.43 S 1.78 bs α 0° N 32 2.03 10° O ) u d o — 0.535 eB e t e ol ) s ( ct — Pr — 1.655 — — 0.545 — — — 0.600 0.700 0.125 0.135 0.070 0.080 0° 10° 32 s ( t c Figure 11. PDIP32 - 32 lead Plastic DIP, 600 mils width, Package Outline u d o let so b O r P e A2 A1 B1 B A L e1 α eA D2 C eB D S N E1 E 1 PDIP 1. Drawing is not to scale. 20/25 Package mechanical data Table 14. M27C2001 PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Mechanical Data millimeters inches Symbol Typ Min Max Typ Min Max A 2.54 3.56 0.100 0.140 A1 1.52 2.41 0.060 0.095 A2 0.38 0.015 B 0.33 0.53 0.013 0.021 B1 0.66 0.81 0.026 0.032 D 12.32 12.57 0.485 0.495 D1 11.35 11.56 0.447 D2 9.91 10.92 0.390 E 14.86 15.11 ) s ( ct E1 13.89 14.10 E2 12.45 13.46 F 0.00 0.25 e 1.27 R 0.050 0.455 0.430 du 0.585 ro P e t e l o 0.89 0.595 0.547 0.555 0.490 0.530 0.000 0.010 0.035 N 32 Nd 7 Ne O ) 9 CP 32 bs 7 9 0.10 0.004 s ( t c Figure 12. PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Outline du e t e ol s b O o r P D D1 A1 A2 1 N B1 E2 e E1 E E3 F B 0.51 (.020) E2 1.14 (.045) A Nd R D2 CP D2 PLCC-B 1. Drawing is not to scale. 21/25 M27C2001 Package mechanical data Table 15. TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20 mm, Package Mechanical Data mm inches Symb Typ Min Max A Typ Min 1.20 Max 0.047 A1 0.05 0.15 0.002 0.007 A2 0.95 1.05 0.037 0.041 B 0.15 0.27 0.006 0.011 C 0.10 0.21 0.004 0.008 D 19.80 20.20 0.780 D1 18.30 18.50 0.720 E 7.90 8.10 0.311 e — — L 0.50 0.50 0.70 α 0° 5° N 32 du 0.020 — o r P e t e l 0.10 0.728 0.319 — 0.020 0.028 0° 5° 32 o s b CP ) s ( ct 0.795 0.004 Figure 13. TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20 mm, Package Outline O ) 1 s ( t c du s b O ol ete o r P A2 N e E B N/2 A D1 CP D DIE C TSOP-a A1 α L 1. Drawing is not to scale. 22/25 Part numbering scheme 6 M27C2001 Part numbering scheme Table 16. Ordering Information Scheme Example: M27C2001 -55 X C 1 TR Device Type M27 Supply Voltage C = 5V ) s ( ct Device Function 2001 = 2 Mbit (256Kb x 8) u d o Speed – 55 (1) = 55 ns – 70 = 70 ns – 80 = 80 ns – 90 = 90 ns – 10 = 100 ns r P e Not For New Design – 12 = 120 ns – 15 = 150 ns – 20 = 200 ns – 25 = 250 ns VCC Tolerance X = ± 5% blank = ± 10% t e l o (2) ) (s s b O t c u d o r Package F = FDIP32W B = PDIP32 C = PLCC32 N = TSOP32: 8 x 20 mm P e t e l o s b O Temperature Range 1 = 0 to 70°C 6 = –40 to 85°C Options TR = Tape & Reel Packing 1. High Speed, see AC Characteristics section for further information. 2. These speeds are replaced by the 100ns. For a list of available options (Speed, Package, etc....) or for further information on any aspect of this de-vice, please contact the STMicroelectronics Sales Office nearest to you. 23/25 M27C2001 7 Revision history Revision history Structure Table 17. Document revision history Date Revision Changes June 1998 1 First Issue. 20-Sep-2000 2 AN620 Reference removed. 29-Nov-2000 3 PLCC codification changed (Table 14). 10-May-2006 4 Structure modified, ECOPACK text added. LCCC32W package and the additional burn-in option (X) from Ordering information scheme removed. ) s ( ct u d o r P e t e l o ) (s s b O t c u d o r P e t e l o s b O 24/25 M27C2001 ) s ( ct Please Read Carefully: u d o Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. r P e t e l o Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. s b O No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein. ) (s UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. t c u d o r UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. P e t e l o Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST. s b O ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners. © 2006 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com 25/25