NB3N111KMNR4G

3.3 V Differential 1:10 Fanout Clock Driver with HCSL Outputs NB3N111K Description www.onsemi.com The NB3N111K is a differential 1:10 Clock fanout buffer with High−speed Current Steering Logic (HCSL) outputs optimized for ultra low propagation delay variation. The NB3N111K is designed with PCI Express HCSL clock distribution and FBDIMM applications in mind. Inputs can directly accept differential LVPECL, LVDS, and HCSL signals per Figures 7, 8, and 9. Single−ended LVPECL, HCSL, LVCMOS, or LVTTL levels are accepted with a proper external Vth reference supply per Figures 4 and 10. Input pins incorporate separate internal 50 W termination resistors allowing additional single ended system interconnect flexibility. Output drive current is set by connecting a 475 W resistor from IREF (Pin 1) to GND per Figure 6. Outputs can also interface to LVDS receivers when terminated per Figure 11. The NB3N111K specifically guarantees low output–to–output skew. Optimal design, layout, and processing minimize skew within a device and from device to device. System designers can take advantage of the NB3N111K’s performance to distribute low skew clocks across the backplane or the motherboard. 1 QFN32 MN SUFFIX CASE 488AM MARKING DIAGRAM* 1 NB3N 111K AWLYYWWG A WL YY WW G Features • • • • • • • • • • Typical Input Clock Frequency 100, 133, 166, or 400 MHz 220 ps Typical Rise and Fall Times 800 ps Typical Propagation Delay Dtpd 100 ps Maximum Propagation Delay Variation per Diff Pair 0.1 ps Typical RMS Additive Phase Jitter LVDS Output Levels Optional with Interface Termination Operating Range: VCC = 3.0 V to 3.6 V with GND = 0 V Typical HCSL Output Levels (700 mV Peak−to−Peak) LVDS Output Levels with Interface Termination These are Pb−Free Devices Applications • • • • • 32 = Assembly Location = Wafer Lot = Year = Work Week = Pb−Free Package *For additional marking information, refer to Application Note AND8002/D. Q0 VTCLK Q0 Q1 Q1 CLK CLK Q8 VTCLK Clock Distribution PCIe I, II, III Networking High End Computing Routers Q8 Q9 VCC GND End Products IREF Q9 RREF Figure 1. Simplified Logic Diagram • Servers • FBDIMM Memory Card ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet. © Semiconductor Components Industries, LLC, 2012 May, 2021 − Rev. 6 1 Publication Order Number: NB3N111K/D VCC Q0 Q0 Q1 Q1 Q2 Q2 VCC NB3N111K 32 31 30 29 28 27 26 25 Exposed Pad (EP) IREF 1 24 VCC VTCLK 2 23 Q3 CLK 3 22 Q3 CLK 4 21 Q4 NB3N111K 7 18 Q5 GND 8 17 VCC VCC 9 10 11 12 13 14 15 16 VCC Q9 Q6 19 Q5 Q6 6 Q7 Q9 Q7 20 Q4 Q8 5 Q8 VTCLK Figure 2. Pinout Configuration (Top View) Table 1. PIN DESCRIPTION Pin Name I/O Description 1 IREF 2, 5 VTCLK, VTCLK − 3 CLK LVPECL, HCSL, LVDS Input Clock and Data (TRUE) Input 4 CLK LVPECL, HCSL, LVDS Input Clock and Data (INVERT) Input 6, 10, 12, 14, 18, 20, 22, 26, 28, 30 Q[9−0] HCSL or LVDS (Note 1) Output Output (INVERT) (Note 1) 7, 11, 13, 15, 19, 21, 23, 27, 29, 31 Q[9−0] HCSL or LVDS (Note 1) Output Output (TRUE) (Note 1) 8 GND − Supply Ground. GND pin must be externally connected to power supply to guarantee proper operation. 9, 16, 17, 24, 25, 32 VCC − Positive Voltage Supply pin. VCC pins must be externally connected to a power supply to guarantee proper operation. Exposed Pad EP GND Exposed Pad. The thermally exposed pad (EP) on package bottom (see case drawing) must be attached to a sufficient heat−sinking conduit for proper thermal operation and electrically connected to the circuit board ground (GND). Use the IREF pin to set the output drive. Connect a 475 W RREF resistor from the IREF pin to GND to produce 2.6 mA of IREF current. A current mirror multiplies IREF by a factor of 5.4x to force 14 mA through a 50 W output load. See Figures 6 and 12. Internal 50 W Termination Resistor connection Pins. In the differential configuration when the input termination pins are connected to the common termination voltage, and if no signal is applied then the device may be susceptible to self−oscillation. 1. Outputs can also interface to LVDS receiver when terminated per Figure 11. www.onsemi.com 2 NB3N111K Table 2. ATTRIBUTES Characteristic Value ESD Protection Human Body Model Machine Model >2 kV 200 V Moisture Sensitivity (Note 2) QFN32 Level 1 Flammability Rating Oxygen Index: 28 to 34 UL 94 V−0 @ 0.125 in Transistor Count 286 Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test 2. For additional information, see Application Note AND8003/D. Table 3. MAXIMUM RATINGS (Note 3) Rating Unit Positive Power Supply Parameter GND = 0 V 4.6 V Positive Input GND = 0 V GND − 0.3 ≤ VI ≤ VCC V VCC V 50 100 mA mA −40 to +85 °C −65 to +150 °C Symbol VCC VI VINPP IOUT Condition 1 Condition 2 Differential Input Voltage Output Current Continuous Surge TA Operating Temperature Range QFN32 Tstg Storage Temperature Range qJA Thermal Resistance (Junction−to−Ambient) (Note 3) 0 lfpm 500 lfpm QFN32 QFN32 31 27 °C/W °C/W qJC Thermal Resistance (Junction−to−Case) 2S2P (Note 3) QFN32 12 °C/W Tsol Wave Solder 265 °C Pb−Free Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 3. JEDEC standard 51−6, multilayer board − 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad. www.onsemi.com 3 NB3N111K Table 4. DC CHARACTERISTICS (VCC = 3.0 V to 3.6 V, TA = −40°C to +85°C Note 4) Symbol Typ Max Unit GND Supply Current (All Outputs Loaded) 60 90 mA ICC Power Supply Current (All Outputs Loaded) 210 260 mA IIH Input HIGH Current 2.0 150 mA IIL Input LOW Current IGND RTIN Characteristic Min Internal Input Termination Resistor −150 −2.0 45 50 mA 55 W DIFFERENTIAL INPUT DRIVEN SINGLE−ENDED Vth Input Threshold Reference Voltage Range (Note 5) VIH Single*Ended Input HIGH Voltage VIL Single*Ended Input LOW Voltage 350 VCC − 1000 mV VCC mV GND Vth − 150 mV Vth + 150 DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 7, 8 and 9) VIHD Differential Input HIGH Voltage 425 VCC − 850 mV VILD Differential Input LOW Voltage GND VCC − 1000 mV VID Differential Input Voltage (VIHD * VILD) 150 VCC − 850 mV Input Common Mode Range 350 VCC − 1000 mV VCMR HCSL OUTPUTS (Figure 4) VOH Output HIGH Voltage 600 740 900 mV VOL Output LOW Voltage −150 0 150 mV NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. 4. Measurements taken with outputs loaded 50 W to GND. Connect a 475 W resistor from IREF (Pin 1) to GND. See Figure 6. 5. Vth is applied to the complementary input when operating in single ended mode per Figure 4. www.onsemi.com 4 NB3N111K Table 5. AC CHARACTERISTICS VCC = 3.0 V to 3.6 V, GND = 0 V; −40°C to +85°C (Note 6) Symbol VOUTPP tPLH, tPHL Characteristic Min Output Voltage Amplitude (@ VINPPmin) fin ≤ 400 MHz Propagation Delay (See Figure 3a) CLK/CLK to Qx/Qx DtPLH, DtPHL Propagation Delay Variation Per Each Diff Pair (Note 7) (See Figure 3a) CLK/CLK to Qx/Qx tSKEW Duty Cycle Skew (Note 8) Within −Device Skew Device to Device Skew (Note 9) tJITq VINPP VCROSS DVCROSS tr , tf Dtr, Dtf 550 Typ Max Unit 725 1000 mV 800 1100 ps 100 20 100 150 Additive Integrated Phase Jitter at Fc = 100 MHz (Note 10) 0.1 Input Voltage Swing/Sensitivity (Differential Configuration) Absolute Crossing Magnitude Voltage (See Figure 3b) Qx, Qx Variation in Magnitude of Risetime and Falltime (Single−Ended) (See Figure 3b) Qx, Qx ps ps 0.150 VCC − 0.85 V 250 550 mV 150 mV Variation in Magnitude of VCROSS (See Figure 3b) Absolute Magnitude in Output Risetime and Falltime (from 175 mV to 525 mV) (See Figure 3b) ps 150 220 400 125 ps ps NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. 6. Measured by forcing VINPP (MIN) from a 50% duty cycle. Measurement taken with all outputs loaded 50 W to GND. Connect a 475 W resistor from IREF (Pin 1) to GND. See Figure 6. 7. Measured from the input pair crosspoint to each single output pair crosspoint across temp and voltage ranges per Figure 3. 8. Duty cycle skew is measured between differential outputs using the deviations of the sum of Tpw− and Tpw+. 9. Skew is measured between outputs under identical transition conditions @ 50 MHz. 10. Phase noise integrated from 12 kHz to 20 MHz. Qx 525 mV 175 mV tr Qx CLK tf Qx VINPP = VIH(CLK) − VIL(CLK) = VIH(CLK) − VIL(CLK) 525 mV CLK tPLH tPHL Qx Q VOUTPP = VOH(Qx) − VOL(Qx) = VOH(Qx) − VOL(Qx) Q tfMAX trMAX 175 mV DtPLH trMIN trMAX − trMIN = Dtr tfMIN tfMAX − tfMIN = Dtf (b) tr, tf and Dtr, Dtf Qx DtPHL VCROSS (a) Propagation Delay and Propagation Delay Variation DVCROSS Qx (c) VCROSS and DVCROSS Figure 3. AC Reference Measurement www.onsemi.com 5 NB3N111K VCC VIHDmax VILDmax VCMRmax CLK IN Vth VCMR VIHDtyp VILDtyp IN CLK VID = VIHD − VILD VIHDmin VCMRmin VILDmin Vth VEE Figure 4. Single−Ended Interconnect Vth Reference Voltage Qx RS1B Figure 5. Vth Diagram Z0 = 50 W Receiver HCSL Driver RS2B IREF Qx Z0 = 50 W CL1C 2 pF RL1D 50 W CL2C 2 pF RL2D 50 W RREFA A. Connect 475 W resistor RREF from IREF pin to GND. B. RS1, RS2: 0 W for Test and Evaluation. Select to Minimizing Ringing. C. CL1, CL2: Receiver Input Simulation (for test only not added to application circuit) Load capacitance only. D. DL1, DL2 Termination and Load Resistors Located at Receiver Inputs. Figure 6. Typical Termination Configuration for Output Driver and Device Evaluation VCC = 3.3 V / 2.5 V VCC = 3.3 V Z0 = 50 W CLK VCC = 3.3 V / 2.5 V / 1.8 V VCC = 3.3 V Z0 = 50 W NB3N111K CLK NB3N111K 50 W* LVPECL Driver 50 W* VTCLK LVDS Driver VTCLK 50 W* Z0 = 50 W CLK VTCLK Z0 = 50 W CLK 50 W* VTCLK = VTCLK VTCLK = VTCLK = VCC − 2.0 V GND VTCLK GND GND GND *RTIN, Internal Input Termination Resistor *RTIN, Internal Input Termination Resistor Figure 7. LVPECL Interface Figure 8. LVDS Interface www.onsemi.com 6 NB3N111K VCC = 3.3 V / 2.5 V / 1.8 V VCC Z0 = 50 W NB3N111K CLK GND HCSL Driver VCC = 3.3 V / 2.5 V / 1.8 V VCC Z0 = 50 W CLK 50 W* 50 W* VTCLK VTCLK LVCMOS/ LVTTL Driver VTCLK 50 W* Z0 = 50 W CLK VTCLK Vth VTCLK = VTCLK = GND GND GND GND *RTIN, Internal Input Termination Resistor Qx VTCLK = OPEN VTCLK = OPEN CLK = Vth Zo = 50 W LVDS Device 100 W Zo = 50 W RL = 150 W IREF RL = 150 W RREF GND Figure 11. HCSL Interface Termination to LVDS 2.6 mA 14 mA IREF RREF 50 W* GND Figure 10. LVCMOS/LVTTL Interface 100 W Qx CLK *RTIN, Internal Input Termination Resistor Figure 9. Standard 50 W Load HCSL Interface NB3N111K HCSL Device NB3N111K Qx 475 W RL1 Qx 50 W RL2 Figure 12. HCSL Simplified Output Structure www.onsemi.com 7 50 W NB3N111K ORDERING INFORMATION Package Shipping† QFN32 (Pb−Free) 1000 / Tape & Reel Device NB3N111KMNR4G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. www.onsemi.com 8 MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS QFN32 5x5, 0.5P CASE 488AM ISSUE A 1 32 SCALE 2:1 A D PIN ONE LOCATION ÉÉ ÉÉ NOTES: 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. L L B DATE 23 OCT 2013 L1 DETAIL A ALTERNATE TERMINAL CONSTRUCTIONS E DIM A A1 A3 b D D2 E E2 e K L L1 0.15 C 0.15 C EXPOSED Cu A DETAIL B 0.10 C (A3) A1 0.08 C DETAIL A 9 32X L ALTERNATE CONSTRUCTION GENERIC MARKING DIAGRAM* K D2 1 XXXXXXXX XXXXXXXX AWLYYWWG G 17 8 MOLD CMPD DETAIL B SEATING PLANE C SIDE VIEW NOTE 4 ÉÉ ÉÉ ÇÇ TOP VIEW MILLIMETERS MIN MAX 0.80 1.00 −−− 0.05 0.20 REF 0.18 0.30 5.00 BSC 2.95 3.25 5.00 BSC 2.95 3.25 0.50 BSC 0.20 −−− 0.30 0.50 −−− 0.15 E2 1 32 25 e e/2 32X b 0.10 M C A B 0.05 M C BOTTOM VIEW XXXXX = Specific Device Code A = Assembly Location WL = Wafer Lot YY = Year WW = Work Week G = Pb−Free Package (Note: Microdot may be in either location) *This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “ G”, may or may not be present. NOTE 3 RECOMMENDED SOLDERING FOOTPRINT* 5.30 32X 0.63 3.35 3.35 5.30 0.50 PITCH 32X 0.30 DIMENSION: MILLIMETERS *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. DOCUMENT NUMBER: DESCRIPTION: 98AON20032D QFN32 5x5 0.5P Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red. PAGE 1 OF 1 ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. © Semiconductor Components Industries, LLC, 2019 www.onsemi.com onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba “onsemi” or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided “as−is” and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. “Typical” parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com onsemi Website: www.onsemi.com ◊ TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800−282−9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative