VNH3SP30-E
Automotive fully integrated H-bridge motor driver
Datasheet - production data
Description
The VNH3SP30-E is a full-bridge motor driver
intended for a wide range of automotive
applications. The device incorporates a dual
monolithic high-side driver (HSD) and two lowside switches. The HSD switch is designed using
STMicroelectronics proprietary VIPower™ M0-3
technology that efficiently integrates a true Power
MOSFET with an intelligent signal/protection
circuit on the same die.
MultiPowerSO-30™
Features
Type
RDS(on)
Iout
Vccmax
VNH3SP30-E
45 mmax
per leg)
30 A
40 V
AEC-Q100 qualified
Output current: 30 A
5 V logic level compatible inputs
Undervoltage and overvoltage shutdown
Overvoltage clamp
Thermal shut down
Cross-conduction protection
Linear current limiter
Very low standby power consumption
PWM operation up to 10 kHz
Protection against loss of ground and loss of
VCC
Package: ECOPACK®
The low-side switches are vertical MOSFETs
manufactured using STMicroelectronics
proprietary EHD (“STripFET™”) process. The
three circuits are assembled in a
MultiPowerSO-30 package on electrically isolated
lead frames. This package, specifically designed
for the harsh automotive environment, offers
improved thermal performance thanks to exposed
die pads. Moreover, its fully symmetrical
mechanical design provides superior
manufacturability at board level. The input signals
INA and INB can directly interface with the
microcontroller to select the motor direction and
the brake condition. Pins DIAGA/ENA or
DIAGB/ENB, when connected to an external pullup resistor, enable one leg of the bridge. They
also provide a feedback digital diagnostic signal.
The normal operating conditions are explained in
the truth table. The speed of the motor can be
controlled in all possible conditions by the PWM
up to kHz. In all cases, a low level state on the
PWM pin will turn off both the LSA and LSB
switches. When PWM rises to a high level, LSA or
LSB will turn on again depending on the state of
the input pin.
Table 1. Device summary
Order codes
Package
Tape & reel
MultiPowerSO-30
January 2017
This is information on a product in full production.
DocID12688 Rev 9
VNH3SP30TR-E
1/33
www.st.com
Contents
VNH3SP30-E
Contents
1
Block diagram and pins description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2
Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
3
4
2.1
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.2
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2.3
Electrical characteristics curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
3.1
Reverse battery protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
3.2
Open load detection in Off mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
3.3
Test mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Package and PCB thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
4.1
5
6
2/33
MultiPowerSO-30 thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
4.1.1
Thermal calculation in clockwise and anti-clockwise operation in steadystate mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
4.1.2
Thermal resistances definition
(values according to the PCB heatsink area) . . . . . . . . . . . . . . . . . . . . 25
4.1.3
Thermal calculation in transient mode . . . . . . . . . . . . . . . . . . . . . . . . . . 25
4.1.4
Single pulse thermal impedance definition
(values according to the PCB heatsink area) . . . . . . . . . . . . . . . . . . . . 25
Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
5.1
MultiPowerSO-30 package information . . . . . . . . . . . . . . . . . . . . . . . . . . 29
5.2
Packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
DocID12688 Rev 9
VNH3SP30-E
List of tables
List of tables
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10.
Table 11.
Table 12.
Table 13.
Table 14.
Table 15.
Table 16.
Table 17.
Table 18.
Table 19.
Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Block description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Pin definitions and functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Pin functions description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Power section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Logic inputs (INA, INB, ENA, ENB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
PWM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Switching (VCC = 13 V, RLOAD = 1.1 , unless otherwise specified) . . . . . . . . . . . . . . . . . 10
Protection and diagnostic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Truth table in normal operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Truth table in fault conditions (detected on OUTA). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Electrical transient requirements (part 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Electrical transient requirements (part 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Electrical transient requirements (part 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Thermal calculation in clockwise and anti-clockwise operation in steady-state mode . . . . 25
Thermal parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
MultiPowerSO-30 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
DocID12688 Rev 9
3/33
33
List of figures
VNH3SP30-E
List of figures
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
Figure 16.
Figure 17.
Figure 18.
Figure 19.
Figure 20.
Figure 21.
Figure 22.
Figure 23.
Figure 24.
Figure 25.
Figure 26.
Figure 27.
Figure 28.
Figure 29.
Figure 30.
Figure 31.
Figure 32.
Figure 33.
Figure 34.
Figure 35.
Figure 36.
Figure 37.
Figure 38.
Figure 39.
Figure 40.
Figure 41.
Figure 42.
Figure 43.
Figure 44.
Figure 45.
Figure 46.
4/33
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Configuration diagram (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Current and voltage conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Definition of the delay time measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Definition of the low side switching times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Definition of the high side switching times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
On state supply current. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Off state supply current. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
High level input current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Input clamp voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Input high level voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Input low level voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Input hysteresis voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
High level enable pin current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Delay time during change of operation mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Enable clamp voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
High level enable voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Low level enable voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
PWM high level voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
PWM low level voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
PWM high level current. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Overvoltage shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Undervoltage shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Current limitation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
On state high side resistance vs Tcase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
On state low side resistance vs Tcase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
On state high side resistance vs Vcc . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
On state low side resistance vs Vcc . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Output voltage rise time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Output voltage fall time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Enable output low level voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
ON state leg resistance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Typical application circuit for DC to 10 kHz PWM operation short circuit protection . . . . . 19
Half-bridge configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Multi-motor configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Waveforms in full bridge operation (part 1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Waveforms in full bridge operation (part 2). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
MultiPowerSO-30™ PC board . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Chipset configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Auto and mutual Rthj-amb vs PCB copper area in open box free air condition . . . . . . . . . 24
MultiPowerSO-30 HSD thermal impedance junction ambient single pulse . . . . . . . . . . . . 26
MultiPowerSO-30 LSD thermal impedance junction ambient single pulse . . . . . . . . . . . . . 26
Thermal fitting model of an H-bridge in MultiPowerSO-30 . . . . . . . . . . . . . . . . . . . . . . . . . 27
MultiPowerSO-30 package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
MultiPowerSO-30 suggested pad layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
MultiPowerSO-30 tape and reel shipment (suffix “TR”) . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
DocID12688 Rev 9
VNH3SP30-E
1
Block diagram and pins description
Block diagram and pins description
Figure 1. Block diagram
Table 2. Block description
Name
Description
Logic control
Allows the turn-on and the turn-off of the high side and the low side switches
according to the truth table
Overvoltage +
undervoltage
Shuts down the device outside the range [5.5 V..36 V] for the battery voltage
High side and low
side clamp voltage
Protects the high side and the low side switches from the high voltage on the
battery line in all configurations for the motor
High side and low
side driver
Drives the gate of the concerned switch to allow a proper RDS(on) for the leg of
the bridge
Linear current limiter
Limits the motor current by reducing the high side switch gate-source voltage
when short-circuit to ground occurs
Overtemperature
protection
In case of short-circuit with an increase in the junction temperature, shuts
down the concerned high side to prevent its degradation and to protect the die
Fault detection
Signals abnormal behavior of the switches in the half-bridge A or B by pulling
low the concerned ENx/DIAGx pin
DocID12688 Rev 9
5/33
33
Block diagram and pins description
VNH3SP30-E
Figure 2. Configuration diagram (top view)
Table 3. Pin definitions and functions
Pin No
1, 25, 30
Symbol
Function
OUTA, Heat Slug3 Source of high side switch A / Drain of low side switch A
2, 4, 7, 9, 12,
14, 17, 22, 24, NC
29
Not connected
3, 13, 23
VCC, Heat Slug1
Drain of high side switches and power supply voltage
6
ENA/DIAGA
Status of high side and low side switches A; open drain output
5
INA
Clockwise input
8
PWM
PWM input
11
INB
Counter clockwise input
10
ENB/DIAGB
Status of high side and low side switches B; open drain output
15, 16, 21
OUTB, Heat Slug2 Source of high side switch B / Drain of low side switch B
26, 27, 28
GNDA
Source of low side switch A(1)
18, 19, 20
GNDB
Source of low side switch B(1)
1. GNDA and GNDB must be externally connected together.
6/33
DocID12688 Rev 9
VNH3SP30-E
Block diagram and pins description
Table 4. Pin functions description
Name
VCC
Description
Battery connection
GNDA, GNDB Power grounds; must always be externally connected together
OUTA, OUTB
Power connections to the motor
INA, INB
Voltage controlled input pins with hysteresis, CMOS compatible. These two pins
control the state of the bridge in normal operation according to the truth table (brake
to VCC, brake to GND, clockwise and counterclockwise).
PWM
Voltage controlled input pin with hysteresis, CMOS compatible. Gates of low side
FETs are modulated by the PWM signal during their ON phase allowing speed control
of the motor.
ENA/DIAGA,
ENB/DIAGB
Open drain bidirectional logic pins. These pins must be connected to an external pull
up resistor. When externally pulled low, they disable half-bridge A or B. In case of
fault detection (thermal shutdown of a high side FET or excessive ON state voltage
drop across a low side FET), these pins are pulled low by the device (see truth table
in fault condition).
DocID12688 Rev 9
7/33
33
Electrical specifications
2
VNH3SP30-E
Electrical specifications
Figure 3. Current and voltage conventions
2.1
Absolute maximum ratings
Table 5. Absolute maximum ratings
Symbol
8/33
Parameter
Value
Unit
-0.3...40
V
Vcc
Supply voltage
Imax1
Maximum output current (continuous)
30
IR
Reverse output current (continuous)
-30
IIN
Input current (INA and INB pins)
10
IEN
Enable input current (DIAGA/ENA and DIAGB/ENB pins)
10
Ipw
PWM input current
10
VESD
Electrostatic discharge (R = 1.5k, C = 100pF)
– logic pins
– output pins: OUTA, OUTB, VCC
Tj
Junction operating temperature
Tc
Case operating temperature
-40 to 150
TSTG
Storage temperature
-55 to 150
DocID12688 Rev 9
4
5
A
mA
kV
kV
Internally limited
°C
VNH3SP30-E
2.2
Electrical specifications
Electrical characteristics
Vcc = 9 V up to 18 V; -40 °C < Tj < 150 °C, unless otherwise specified.
Table 6. Power section
Symbol
VCC
IS
Parameter
Test conditions
Operating supply
voltage
Min Typ
Max Unit
5.5
36
V
30
40
µA
µA
15
mA
Off state:
INA = INB = PWM = 0; Tj = 25°C; VCC = 13V
INA = INB = PWM = 0
Supply current
20
On state:
INA or INB = 5V, no PWM
RONHS
Static high side
resistance
IOUT = 12A; Tj = 25°C
IOUT = 12A; Tj = -40 to 150°C
23
30
60
RONLS
Static low side
resistance
IOUT = 12A; Tj = 25°C
IOUT = 12A; Tj = -40 to 150°C
11
15
30
Vf
High side freewheeling diode
forward voltage
If = 12 A
0.8
1.1
V
High side off state
output current
(per channel)
Tj = 25°C; VOUTX = ENX = 0V; VCC = 13V
Tj = 125°C; VOUTX = ENX = 0V; VCC = 13V
3
5
µA
IL(off)
m
Table 7. Logic inputs (INA, INB, ENA, ENB)
Symbol
Parameter
Test conditions
VIL
Input low level voltage
VIH
Input high level voltage
VIHYST
Input hysteresis voltage
VICL
Input clamp voltage
IINL
Min Typ Max Unit
1.5
Normal operation (DIAGX/ENX pin acts
as an input pin)
3.25
0.5
V
IIN = 1mA
6
6.8
IIN = -1mA
-1
-0.7 -0.3
Input low current
VIN = 1.5V
1
IINH
Input high current
VIN = 3.25V
10
VDIAG
Enable output low level
voltage
Fault operation (DIAGX/ENX pin acts as
an output pin); IEN = 1mA
0.4
8
µA
V
Table 8. PWM
Symbol
Parameter
Test conditions
Vpwl
PWM low level voltage
Ipwl
PWM low level pin
current
Vpw = 1.5V
DocID12688 Rev 9
Min
1
Typ
Max
Unit
1.5
V
µA
9/33
33
Electrical specifications
VNH3SP30-E
Table 8. PWM (continued)
Symbol
Parameter
Test conditions
Vpwh
PWM high level voltage
Ipwh
PWM high level pin
current
Vpwhhyst
PWM hysteresis voltage
Vpwcl
PWM clamp voltage
Vpwtest
Test mode PWM pin
voltage
Ipwtest
Test mode PWM pin
current
Min
Typ
Max
3.25
Unit
V
Vpw = 3.25V
10
µA
V
0.5
Ipw = 1mA
VCC + 0.3
VCC + 0.7
VCC + 1
Ipw = -1mA
-5
-3.5
-2
-3.5
-2
-0.5
-2000
-500
VIN = -2 V
V
µA
Table 9. Switching (VCC = 13 V, RLOAD = 1.1 , unless otherwise specified)
Symbol
Parameter
Test Conditions
Min
Typ
0
Max
Unit
10
kHz
f
PWM frequency
td(on)
Turn-on delay time
Input rise time < 1µs
(see Figure 6)
100
300
td(off)
Turn-off delay time
Input rise time < 1µs
(see Figure 6)
85
255
tr
Rise time
(see Figure 5)
1.5
3
tf
Fall time
(see Figure 5)
2
5
tDEL
Delay time during change
of operating mode
(see Figure 4)
600
1800
µs
Table 10. Protection and diagnostic
Symbol
10/33
Parameter
Test conditions
Min
Typ
VUSD
Undervoltage shut-down
VOV
Overvoltage shut-down
36
43
ILIM
Current limitation
30
45
TTSD
Thermal shut-down temperature
150
170
TTR
Thermal reset temperature
THYST
Thermal hysteresis
5.5
VIN = 3.25V
135
7
DocID12688 Rev 9
Max
Unit
V
A
200
°C
15
VNH3SP30-E
Electrical specifications
Figure 4. Definition of the delay time measurement
VINA
t
VINB
t
PWM
t
ILOAD
tDEL
tDEL
t
Figure 5. Definition of the low side switching times
PWM
t
VOUTA, B
90%
tf
80%
20%
DocID12688 Rev 9
10%
tr
t
11/33
33
Electrical specifications
VNH3SP30-E
Figure 6. Definition of the high side switching times
VINA
tD(off)
tD(on)
t
VOUTA
90%
10%
t
Table 11. Truth table in normal operating conditions
INA
INB
DIAGA/ENA
DIAGB/ENB
OUTA
1
1
H
0
1
1
0
1
L
0
OUTB
Operating mode
H
Brake to VCC
L
Clockwise (CW)
H
Counterclockwise (CCW)
L
Brake to GND
Table 12. Truth table in fault conditions (detected on OUTA)
INA
1
0
INB
DIAGA/ENA
DIAGB/ENB
1
0
0
0
1
L
OPEN
H
1
Fault Information
12/33
H
OPEN
0
Note:
L
1
1
0
OUTB
H
X
X
OUTA
L
Protection Action
Note that saturation detection on the low side power MOSFET is possible only if the
impedance of the short-circuit from the output to the battery is less than 100 m when the
device is supplied with a battery voltage of 13.5 V.
DocID12688 Rev 9
VNH3SP30-E
Electrical specifications
Table 13. Electrical transient requirements (part 1)
ISO T/R - 7637/1
Test level
Test level
Test level
Test level
Test level
Test pulse
I
II
III
IV
delays and impedance
1
-25V
-50V
-75V
-100V
2ms, 10
2
+25V
+50V
+75V
+100V
0.2ms, 10
3a
-25V
-50V
-100V
-150V
3b
+25V
+50V
+75V
+100V
4
-4V
-5V
-6V
-7V
100ms, 0.01
5
+26.5V
+46.5V
+66.5V
+86.5V
400ms, 2
0.1µs, 50
Table 14. Electrical transient requirements (part 2)
ISO T/R - 7637/1
Test pulse
Test level results I
Test level results
II
Test level results
III
Test level results
IV
C
C
C
E
E
E
1
2
3a
3b
C
4
5(1)
1. For load dump exceeding the above value a centralized suppressor must be adopted
Table 15. Electrical transient requirements (part 3)
Class
Contents
C
All functions of the device are performed as designed after exposure to
disturbance.
E
One or more functions of the device are not performed as designed after
exposure to disturbance and cannot be returned to proper operation without
replacing the device.
DocID12688 Rev 9
13/33
33
Electrical specifications
2.3
14/33
VNH3SP30-E
Electrical characteristics curves
Figure 7. On state supply current
Figure 8. Off state supply current
Figure 9. High level input current
Figure 10. Input clamp voltage
Figure 11. Input high level voltage
Figure 12. Input low level voltage
DocID12688 Rev 9
VNH3SP30-E
Electrical specifications
Figure 13. Input hysteresis voltage
Figure 14. High level enable pin current
Figure 15. Delay time during change of
operation mode
Figure 16. Enable clamp voltage
Figure 17. High level enable voltage
Figure 18. Low level enable voltage
DocID12688 Rev 9
15/33
33
Electrical specifications
16/33
VNH3SP30-E
Figure 19. PWM high level voltage
Figure 20. PWM low level voltage
Figure 21. PWM high level current
Figure 22. Overvoltage shutdown
Figure 23. Undervoltage shutdown
Figure 24. Current limitation
DocID12688 Rev 9
VNH3SP30-E
Electrical specifications
Figure 25. On state high side resistance vs Tcase Figure 26. On state low side resistance vs Tcase
Figure 27. On state high side resistance vs Vcc Figure 28. On state low side resistance vs Vcc
Figure 29. Output voltage rise time
Figure 30. Output voltage fall time
DocID12688 Rev 9
17/33
33
Electrical specifications
VNH3SP30-E
Figure 31. Enable output low level voltage
18/33
Figure 32. ON state leg resistance
DocID12688 Rev 9
VNH3SP30-E
3
Application information
Application information
In normal operating conditions the DIAGX/ENX pin is considered as an input pin by the
device. This pin must be externally pulled high.
PWM pin usage: In all cases, a “0” on the PWM pin will turn off both LSA and LSB switches.
When PWM rises back to “1”, LSA or LSB turn on again depending on the input pin state.
Figure 33. Typical application circuit for DC to 10 kHz PWM operation short circuit
protection
µC
Note:
The value of the blocking capacitor (C) depends on the application conditions and defines
voltage and current ripple onto the supply line at PWM operation. Stored energy of the
motor inductance may fly back into the blocking capacitor, if the bridge driver goes into tristate. This causes a hazardous overvoltage if the capacitor is not big enough. As a basic
orientation, 500 µF per 10 A load current is recommended.
In case of a fault condition, the DIAGX/ENX pin is considered an output pin by the device.
The fault conditions are:
overtemperature on one or both high sides
short to battery condition on the output (saturation detection on the low side power
MOSFET)
DocID12688 Rev 9
19/33
33
Application information
VNH3SP30-E
Possible origins of fault conditions may be:
OUTA is shorted to ground overtemperature detection on high side A.
OUTA is shorted to VCC low side power MOSFET saturation detection(a).
When a fault condition is detected, the user can know which power element is in fault by
monitoring the INA, INB, DIAGA/ENA and DIAGB/ENB pins.
In any case, when a fault is detected, the faulty leg of the bridge is latched off. To turn on the
respective output (OUTX) again, the input signal must rise from low to high level.
3.1
Reverse battery protection
Three possible solutions can be considered:
1.
a Schottky diode D connected to VCC pin
2.
an N-channel MOSFET connected to the GND pin (see Figure 33: Typical application
circuit for DC to 10 kHz PWM operation short circuit protection on page 19)
3.
a P-channel MOSFET connected to the VCC pin
The device sustains no more than -30 A in reverse battery conditions because of the two
body diodes of the power MOSFETs. Additionally, in reverse battery condition the I/Os of
VNH3SP30-E will be pulled down to the VCC line (approximately -1.5 V). A series resistor
must be inserted to limit the current sunk from the microcontroller I/Os. If IRmax is the
maximum target reverse current through µC I/Os, the series resistor is:
V IOs – V CC
R = --------------------------------I Rmax
3.2
Open load detection in Off mode
It is possible for the microcontroller to detect an open load condition by adding a simply
resistor (for example, 10 kΩ) between one of the outputs of the bridge (for example,
OUTB) and one microcontroller input. A possible sequence of inputs and enable signals is
the following: INA = 1, INB = X, ENA = 1, ENB = 0.
normal condition: OUTA = H and OUTB = H
open load condition: OUTA = H and OUTB = L: In this case the OUTB pin is internally
pulled down to GND. This condition is detected on OUTB pin by the microcontroller as
an open load fault.
a. An internal operational amplifier compares the drain-source MOSFET voltage with the internal reference (2.7 V
typ.). The relevant low side power MOS is switched off when its drain-source voltage exceeds the reference
voltage.
20/33
DocID12688 Rev 9
VNH3SP30-E
3.3
Application information
Test mode
The PWM pin can be used to test the load connection between two half-bridges. In the Test
mode (Vpwm = -2 V) the internal power MOS gate drivers are disabled. The INA or INB inputs
can be used to turn on the high side A or B, respectively, in order to connect one side of the
load at VCC voltage. The check of the voltage on the other side of the load can be used to
verify the continuity of the load connection. In case of load disconnection, the DIADX/ENX
pin corresponding to the faulty output is pulled down.
Figure 34. Half-bridge configuration
VCC
INA
INB
DIAGA/ENA
DIAGB/ENB
PWM
INA
INB
DIAGA/ENA
DIAGB/ENB
PWM
OUTA
GNDA
Note:
M
OUTB
GNDA
GNDB
OUTB
OUTA
GNDB
The VNH3SP30-E can be used as a high power half-bridge driver achieving an On
resistance per leg of 22.5 mΩ.
Figure 35. Multi-motor configuration
VCC
INA
INB
DIAGA/ENA
DIAGB/ENB
PWM
INA
INB
DIAGA/ENA
DIAGB/ENB
PWM
OUTA
OUTB
GNDA
M2
GNDA
GNDB
M1
Note:
OUTB
OUTA
GNDB
M3
The VNH3SP30-E can easily be designed in multi-motor driving applications such as seat
positioning systems, where only one motor must be driven at a time. The DIAGX/ENX pins
allow the unused half-bridges to be put into high impedance.
DocID12688 Rev 9
21/33
33
Application information
VNH3SP30-E
Figure 36. Waveforms in full bridge operation (part 1)
22/33
DocID12688 Rev 9
VNH3SP30-E
Application information
Figure 37. Waveforms in full bridge operation (part 2)
DocID12688 Rev 9
23/33
33
Package and PCB thermal data
VNH3SP30-E
4
Package and PCB thermal data
4.1
MultiPowerSO-30 thermal data
Figure 38. MultiPowerSO-30™ PC board
Note:
Layout condition of Rth and Zth measurements (PCB FR4 area = 58 mm x 58 mm, PCB
thickness = 2 mm, Cu thickness = 35 m, Copper areas: from minimum pad layout to
16 cm2).
Figure 39. Chipset configuration
HIGH SIDE
CHIP
HSAB
LOW SIDE
CHIP A
LOW SIDE
CHIP B
LSA
LSB
Figure 40. Auto and mutual Rthj-amb vs PCB copper area in open box free air condition
45
RthHS
40
RthLS
35
RthHSLS
30
RthLSLS
25
20
°C/W
15
10
5
0
0
24/33
5
10
15
cm2 of Cu area (refer to PCB layout)
DocID12688 Rev 9
20
VNH3SP30-E
4.1.1
Package and PCB thermal data
Thermal calculation in clockwise and anti-clockwise operation in
steady-state mode
Table 16. Thermal calculation in clockwise and anti-clockwise operation in steadystate mode
HSA HSB LSA LSB
4.1.2
TjHSAB
TjLSA
TjLSB
ON OFF OFF ON
PdHSA x RthHS + PdLSB PdHSA x RthHSLS +
x RthHSLS + Tamb
PdLSB x RthLSLS + Tamb
PdHSA x RthHSLS + PdLSB
x RthLS + Tamb
OFF ON
PdHSB x RthHS + PdLSA PdHSB x RthHSLS +
x RthHSLS + Tamb
PdLSA x RthLS + Tamb
PdHSB x RthHSLS + PdLSA
x RthLSLS + Tamb
ON OFF
Thermal resistances definition
(values according to the PCB heatsink area)
RthHS = RthHSA = RthHSB = High Side Chip Thermal Resistance Junction to Ambient (HSA or
HSB in ON state)
RthLS = RthLSA = RthLSB = Low Side Chip Thermal Resistance Junction to Ambient
RthHSLS = RthHSALSB = RthHSBLSA = Mutual Thermal Resistance Junction to Ambient
between High Side and Low Side Chips
RthLSLS = RthLSALSB = Mutual Thermal Resistance Junction to Ambient between Low Side
Chips
4.1.3
Thermal calculation in transient mode(b)
TjHSAB = ZthHS x PdHSAB + ZthHSLS x (PdLSA + PdLSB) + Tamb
TjLSA = ZthHSLS x PdHSAB + ZthLS x PdLSA + ZthLSLS x PdLSB + Tamb
TjLSB = ZthHSLS x PdHSAB + ZthLSLS x PdLSA + ZthLS x PdLSB + Tamb
4.1.4
Single pulse thermal impedance definition
(values according to the PCB heatsink area)
ZthHS = High Side Chip Thermal Impedance Junction to Ambient
ZthLS = ZthLSA = ZthLSB = Low Side Chip Thermal Impedance Junction to Ambient
ZthHSLS = ZthHSABLSA = ZthHSABLSB = Mutual Thermal Impedance Junction to Ambient
between High Side and Low Side Chips
ZthLSLS = ZthLSALSB = Mutual Thermal Impedance Junction to Ambient between Low Side
Chips
b.
Calculation is valid in any dynamic operating condition. Pd values set by user.
DocID12688 Rev 9
25/33
33
Package and PCB thermal data
VNH3SP30-E
Equation 1: pulse calculation formula
Z TH = R TH + Z THtp 1 –
where = t p T
Figure 41. MultiPowerSO-30 HSD thermal impedance junction ambient single pulse
100
Footprint
4 cm2
8 cm2
16 cm2
ZthHS
Footprint
4 cm2
8 cm2
16 cm2
10
°C/W
ZthHSLS
1
0.1
0.001
0.01
0.1
time (sec)
1
10
100
1000
Figure 42. MultiPowerSO-30 LSD thermal impedance junction ambient single pulse
100
Footprint
4 cm2
8 cm2
16 cm2
Footprint
4 cm2
8 cm2
16 cm2
°C/W
10
1
0,1
0,001
26/33
0,01
0,1
time (sec)
1
DocID12688 Rev 9
10
100
1000
VNH3SP30-E
Package and PCB thermal data
Figure 43. Thermal fitting model of an H-bridge in MultiPowerSO-30
Table 17. Thermal parameters(1)
Area/island (cm2)
Footprint
R1 = R7 (°C/W)
0.05
R2 = R8 (°C/W)
0.3
R3 (°C/W)
0.5
R4 (°C/W)
1.3
R5 (°C/W)
14
R6 (°C/W)
44.7
R9 = R10= R15= R16 (°C/W)
0.6
R11 = R17 (°C/W)
0.8
R12 = R18 (°C/W)
1.5
R13 = R19 (°C/W)
20
R14 = R20 (°C/W)
46.9
R21 = R22 = R23 (°C/W)
115
C1 = C7 = C9 = C15 (W.s/°C)
0.001
C2 = C8 (W.s/°C)
0.005
C3 = (W.s/°C)
0.02
C4 = C13 = C19 (W.s/°C)
0.3
C5 (W.s/°C)
0.6
C6 (W.s/°C)
5
C10 = C11= C16 = C17 (W.s/°C)
4
8
16
39.1
31.6
23.7
36.1
30.4
20.8
7
9
11
0.003
DocID12688 Rev 9
27/33
33
Package and PCB thermal data
VNH3SP30-E
Table 17. Thermal parameters(1) (continued)
Area/island (cm2)
Footprint
C12 = C18 (W.s/°C)
0.075
C14 = C20 (W.s/°C)
2.5
4
8
16
3.5
4.5
5.5
1. A blank space means that the value is the same as the previous one.
28/33
DocID12688 Rev 9
VNH3SP30-E
5
Package information
Package information
In order to meet environmental requirements, ST offers these devices in different grades of
ECOPACK® packages, depending on their level of environmental compliance. ECOPACK®
specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.
5.1
MultiPowerSO-30 package information
Figure 44. MultiPowerSO-30 package outline
DocID12688 Rev 9
29/33
33
Package information
VNH3SP30-E
Table 18. MultiPowerSO-30 mechanical data
Millimeters
Symbol
Min
Typ
A
2.35
A2
1.85
2.25
A3
0
0.1
B
0.42
0.58
C
0.23
0.32
D
17.1
E
18.85
E1
15.9
e
17.2
17.3
19.15
16
16.1
1
F1
5.55
6.05
F2
4.6
5.1
F3
9.6
10.1
L
0.8
1.15
N
S
10deg
0deg
Figure 45. MultiPowerSO-30 suggested pad layout
30/33
Max
DocID12688 Rev 9
7deg
VNH3SP30-E
Package information
5.2
Packing information
Note:
The devices are packed in tape and reel shipments (see Table 1: Device summary on
page 1).
Figure 46. MultiPowerSO-30 tape and reel shipment (suffix “TR”)
Reel dimensions
Dimension
mm
A (max)
B (min)
C (± 0.2)
D (min)
G (+ 2 / -0)
N (min)
T (max)
330
1.5
13
20.2
32
100
38.4
Tape dimensions
According to Electronic Industries Association
(EIA) Standard 481 rev. A, Feb 1986
Description
Dimension
Tape width
Tape Hole Spacing
Component Spacing
Hole Diameter
Hole Diameter
Hole Position
Compartment Depth
Hole Spacing
W
P0 (± 0.1)
P
D (± 0.1/-0)
D1 (min)
F (± 0.1)
K (max)
P1 (± 0.1)
mm
32
4
24
1.5
2
14.2
2.2
2
End
Start
Top
cover
tape
No components
Components
No components
500 mm min
500 mm min
Empty components pockets
User direction of feed
DocID12688 Rev 9
31/33
33
Revision history
6
VNH3SP30-E
Revision history
Table 19. Document revision history
Date
Revision
Changes
Aug-2004
1
Initial release of lead-free version based on the VNH3SP30 datasheet
(May 2004 - Rev.1)
Aug- 2005
2
Modified figure 5
3
Document converted into new ST corporate template.
Changed document title .
Changed features on page 1 to add ECOPACK® package.
Added section 1: device block description on page 5.
Added section 2: pinout description on page 6.
Added section 3: maximum ratings on page 8.
Added section 4: electrical characteristics on page 9.
Added “low” and “high” to parameters for IINL and IINH in Table 6 on
page 9.
Added section 5: Waveforms and truth table on page 12.
Changed first of two fault conditions in section 5 on page 12.
Inserted note in Figure 4 on page 12.
Added vertical limitation line to left side arrow of tD(off) to Figure 7 on
page 17.
Added section 6: thermal data on page 26.
Added section 7: package characteristics on page 30.
Added section 8: packaging information on page 32.
Updated disclaimer (last page) to include a mention about the use of
ST products in automotive applications.
20-Jun-2007
4
Document reformatted.
Changed Table 6: Power section on page 9 : supply current and static
resistance values.
Added Table 7: Logic inputs (INA, INB, ENA, ENB) on page 9 : VDIAG
ROW .
Deleted Enable (Logic I/O pin) Table.
13-Sep-2007
5
Updated Table 2: Block description on page 5.
15-Nov-2007
6
Corrected Figure 34 note : changed On resistance per leg from 9.5
mto 22.5 m.
06-Feb-2008
7
Corrected Heat Slug numbers in Table 3: Pin definitions and functions.
24-Sep-2013
8
Updated disclaimer.
9
–
–
–
–
20-Dec-2006
17-Jan-2017
32/33
Removed all information relative to tube packing of the product
Modified Section 5: Package information.
Added AEC-Q100 qualified in the Features section
Minor text edits throughout the document
DocID12688 Rev 9
VNH3SP30-E
IMPORTANT NOTICE – PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on
ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or
the design of Purchasers’ products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2017 STMicroelectronics – All rights reserved
DocID12688 Rev 9
33/33
33