Product
Folder
Order
Now
Support &
Community
Tools &
Software
Technical
Documents
ISO7710
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
ISO7710 High Speed, Robust EMC Reinforced Single-Channel Digital Isolator
1 Features
3 Description
•
•
The ISO7710 device is a high-performance, singlechannel digital isolator with 5000 VRMS (DW package)
and 3000 VRMS (D package) isolation ratings per UL
1577. This device is also certified by VDE, TUV,
CSA, and CQC.
1
•
•
•
•
•
•
•
•
•
•
100 Mbps data rate
Robust isolation barrier:
– >100-year projected lifetime at 1500 VRMS
working voltage
– Up to 5000 VRMS isolation rating
– Up to 12.8 kV surge capability
– ±100 kV/μs typical CMTI
Wide supply range: 2.25 V to 5.5 V
2.25 V to 5.5 V Level translation
Default output high (ISO7710) and low
(ISO7710F) options
Wide temperature range: –55°C to 125°C
Low power consumption, typical 1.7 mA at
1 Mbps
Low propagation delay: 11 ns Typical
(5-V Supplies)
Robust electromagnetic compatibility (EMC)
– System-level ESD, EFT, and surge immunity
– ±8 kV IEC 61000-4-2 contact discharge
protection across isolation barrier
– Low emissions
Wide-SOIC (DW-16) and narrow-SOIC (D-8)
package options
Automotive version available: ISO7710-Q1
Safety-Related Certifications
– VDE reinforced insulation per DIN VDE V
0884-11:2017-01
– UL 1577 component recognition program
– IEC 60950-1, IEC 62368-1, IEC 61010-1, IEC
60601-1 and GB 4943.1-2011 certifications
The ISO7710 device provides high electromagnetic
immunity and low emissions at low power
consumption, while isolating CMOS or LVCMOS
digital I/Os. The isolation channel has a logic input
and output buffer separated by a double capacitive
silicon dioxide (SiO2) insulation barrier. In the event of
input power or signal loss, default output is high for a
device without suffix F and low for a device with suffix
F. See the Device Functional Modes section for
further details.
Used in conjunction with isolated power supplies, the
device helps prevent noise currents on data buses,
such as RS-485, RS-232, and CAN, or other circuits
from entering the local ground and interfering with or
damaging sensitive circuitry. Through innovative chip
design and layout techniques, the electromagnetic
compatibility of the ISO7710 device has been
significantly enhanced to ease system-level ESD,
EFT, surge, and emissions compliance. The ISO7710
device is available in 16-pin SOIC wide-body (DW)
and 8-pin SOIC narrow-body (D) packages.
Device Information(1)
PART NUMBER
ISO7710
Industrial automation
Motor control
Power supplies
Solar inverters
Medical equipment
BODY SIZE (NOM)
4.90 mm × 3.91 mm
SOIC (DW)
10.30 mm × 7.50 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Simplified Schematic
VCC1
2 Applications
•
•
•
•
•
PACKAGE
SOIC (D)
Series Isolation
Capacitors
VCC2
OUT
IN
GND1
GND2
Copyright © 2019, Texas Instruments Incorporated
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
ISO7710
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
www.ti.com
Table of Contents
1
2
3
4
5
6
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6.8
6.9
6.10
6.11
6.12
6.13
6.14
6.15
6.16
6.17
6.18
1
1
1
2
4
5
Absolute Maximum Ratings ..................................... 5
ESD Ratings.............................................................. 5
Recommended Operating Conditions....................... 5
Thermal Information .................................................. 6
Power Ratings........................................................... 6
Insulation Specifications .......................................... 7
Safety-Related Certifications..................................... 8
Safety Limiting Values .............................................. 8
Electrical Characteristics—5-V Supply ..................... 9
Supply Current Characteristics—5-V Supply .......... 9
Electrical Characteristics—3.3-V Supply .............. 10
Supply Current Characteristics—3.3-V Supply ..... 10
Electrical Characteristics—2.5-V Supply .............. 11
Supply Current Characteristics—2.5-V Supply ..... 11
Switching Characteristics—5-V Supply................. 12
Switching Characteristics—3.3-V Supply.............. 12
Switching Characteristics—2.5-V Supply.............. 12
Insulation Characteristics Curves ......................... 13
6.19 Typical Characteristics .......................................... 14
7
8
Parameter Measurement Information ................ 15
Detailed Description ............................................ 16
8.1
8.2
8.3
8.4
9
Overview .................................................................
Functional Block Diagram .......................................
Feature Description.................................................
Device Functional Modes........................................
16
16
17
18
Application and Implementation ........................ 19
9.1 Application Information............................................ 19
9.2 Typical Application .................................................. 19
10 Power Supply Recommendations ..................... 23
11 Layout................................................................... 23
11.1 Layout Guidelines ................................................. 23
11.2 Layout Example .................................................... 23
12 Device and Documentation Support ................. 24
12.1
12.2
12.3
12.4
12.5
12.6
12.7
Documentation Support ........................................
Related Links ........................................................
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
24
24
24
24
24
24
24
13 Mechanical, Packaging, and Orderable
Information ........................................................... 25
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision B (March 2017) to Revision C
Page
•
Made editorial and cosmetic changes throughout the document .......................................................................................... 1
•
Changed From: "Isolation Barrier Life: >40 Years" To: " >100-year projected lifetime at 1500 VRMS working voltage"
in Features.............................................................................................................................................................................. 1
•
Added "Up to 5000 VRMS isolation rating" in Features............................................................................................................ 1
•
Added "Up to 12.8 kV surge capability" in Features .............................................................................................................. 1
•
Added "±8 kV IEC 61000-4-2 contact discharge protection across isolation barrier" in Features ......................................... 1
•
Added "Automotive version available: ISO7710-Q1" in Features .......................................................................................... 1
•
Changed From: "VDE Reinforced Insulation per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12" To: "VDE
reinforced insulation per DIN VDE V 0884-11:2017-01" in Features ..................................................................................... 1
•
Combined CSA, CQC, and TUV bullets into a single bullet with standard names in Features ............................................. 1
•
Deleted "VDE, UL, CSA, and TUV Certifications for DW-16 package complete; all other certifications planned" bullet
in Features.............................................................................................................................................................................. 1
•
Updated Simplified Schematic to show two isolation capacitors in series instead of a single isolation capacitor ................. 1
•
Added "Contact discharge per IEC 61000-4-2" specification of ±8000 V in ESD Ratings table ........................................... 5
•
Changed 'Signaling' rate to 'Data' rate and added table note to Data rate specification in Recommended Operating
Conditions table ..................................................................................................................................................................... 5
•
Changed VIORM Value for DW-16 package From: "1414 VPK" To: "2121 VPK" in Insulation Specifications table .................. 7
•
Changed VIOWM value for DW-16 package From: "1000 VRMS" and "1414 VDC" To: "1500 VRMS" and "2121 VDC" in
Insulation Specifications table ............................................................................................................................................... 7
•
Added 'see Figure 21" to TEST CONDITIONS of VIOWM specification .................................................................................. 7
•
Changed VIOTM TEST CONDITIONS for 100% production test From: "VTEST = VIOTM" To: "VTEST = 1.2 x VIOTM" in
2
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
ISO7710
www.ti.com
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
Revision History (continued)
Insulation Specifications table ............................................................................................................................................... 7
•
Changed VIOSM TEST CONDITIONS From: "Test method per IEC 60065" To: "Test method per IEC 62368-1" in
Insulation Specifications table ............................................................................................................................................... 7
•
Changed qpd TEST CONDITIONS for method b1 test From: "Vini = VIOTM" To: "Vini = 1.2 x VIOTM" in Insulation
Specifications table................................................................................................................................................................. 7
•
Corrected ground symbols for "Input (Devices with F suffix)" in Device I/O Schematics .................................................... 18
•
Fixed Figure 18 INPUT wire connection............................................................................................................................... 20
•
Added Insulation Lifetime sub-section under Application Curve section.............................................................................. 21
•
Added 'How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems' to Documentation
Support section..................................................................................................................................................................... 24
Changes from Revision A (December 2016) to Revision B
Page
•
Added D-8 values for TUV in the Safety-Related Certifications table .................................................................................... 8
•
Changed the minimum CMTI value from 40 kV/µs to 85 kV/µs in all Electrical Characteristics tables ................................ 9
•
Changed the Electrostatic Discharge Caution statement .................................................................................................... 24
Changes from Original (November 2016) to Revision A
Page
•
Changed Feature From: IEC 60950-1, IEC 60601-1 and IEC 61010-1 End Equipment Standards To: IEC 60950-1
and IEC 60601-1 End Equipment Standards ......................................................................................................................... 1
•
Added Climatic category to the Insulation Specifications ...................................................................................................... 7
•
Changed the CSA column of Regulatory Information ........................................................................................................... 8
•
Changed DW package To: (DW-16) in the TUV column of Regulatory Information ............................................................. 8
•
Changed the tie TYP value From: 1.5 To 1 in Switching Characteristics—5-V Supply ........................................................ 12
•
Changed the tie TYP value From: 1.5 To 1 in Switching Characteristics—3.3-V Supply ..................................................... 12
•
Changed the tie TYP value From: 1.5 To 1 in Switching Characteristics—2.5-V Supply ..................................................... 12
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
3
ISO7710
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
www.ti.com
5 Pin Configuration and Functions
DW Package
16-Pin SOIC
Top View
16 GND2
1
IN
2
3
NC
2
15
VCC1
3
14 VCC2
VCC1
IN
4
13 OUT
GND1 4
NC
5
NC
ISOLATION
NC
VCC1
12
NC
6
11
NC
GND1 7
10
NC
NC
8
8 VCC2
ISOLATION
GND1 1
D Package
8-Pin SOIC
Top View
7
NC
6 OUT
5 GND2
9 GND2
Pin Functions
PIN
NAME
NO.
I/O
DESCRIPTION
DW
D
VCC1
3
1, 3
—
Power supply, VCC1
VCC2
14
8
—
Power supply, VCC2
GND1
1, 7
4
—
Ground connection for VCC1
GND2
9, 16
5
—
Ground connection for VCC2
IN
4
2
I
Input channel
OUT
13
6
O
Output channel
2, 5, 6, 8, 10 ,11,
12, 15
7
—
Not connect pin; it has no internal connection
NC
4
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
ISO7710
www.ti.com
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
6 Specifications
6.1 Absolute Maximum Ratings
See
(1)
VCC1, VCC2
Supply voltage (2)
MIN
MAX
–0.5
6
V
Voltage at IN, OUT
–0.5
IO
Output Current
–15
TJ
Junction temperature
Tstg
Storage temperature
(1)
(2)
(3)
VCC + 0.5
–65
UNIT
V
(3)
V
15
mA
150
°C
150
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak
voltage values.
Maximum voltage must not exceed 6 V.
6.2 ESD Ratings
VALUE
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins
VESD
(1)
(2)
(3)
(4)
Electrostatic discharge
(1)
±6000
Charged device model (CDM), per JEDEC specification JESD22C101, all pins (2)
±1500
Contact discharge per IEC 61000-4-2; Isolation barrier withstand
test (3) (4)
±8000
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.
Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.
6.3 Recommended Operating Conditions
MIN
NOM
2.25
MAX
UNIT
VCC1, VCC2
Supply voltage
VCC(UVLO+)
UVLO threshold when supply voltage is rising
VCC(UVLO-)
UVLO threshold when supply voltage is falling
1.7
1.8
V
VHYS(UVLO)
Supply voltage UVLO hysteresis
100
200
mV
IOH
High-level output current
2
VCC2 = 5 V
–4
VCC2 = 3.3 V
–2
VCC2 = 2.5 V
–1
5.5
V
2.25
V
mA
VCC2 = 5 V
4
VCC2 = 3.3 V
2
IOL
Low-level output current
VIH
High-level input voltage
0.7 × VCC1
VCC1
V
VIL
Low-level input voltage
0
0.3 × VCC1
V
VCC2 = 2.5 V
DR
TA
(1)
(1)
mA
1
Data rate
0
Ambient temperature
–55
25
100
Mbps
125
°C
100 Mbps is the maximum specified data rate, although higher data rates are possible.
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
5
ISO7710
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
www.ti.com
6.4 Thermal Information
ISO7710
THERMAL METRIC (1)
DW (SOIC)
D (SOIC)
(16-Pin)
(8-Pin)
UNIT
RθJA
Junction-to-ambient thermal resistance
94.4
146.1
°C/W
RθJC(top)
Junction-to-case(top) thermal resistance
57.3
63.1
°C/W
RθJB
Junction-to-board thermal resistance
57.1
80.0
°C/W
ψJT
Junction-to-top characterization parameter
40.0
9.6
°C/W
ψJB
Junction-to-board characterization parameter
56.8
79.0
°C/W
RθJC(bottom)
Junction-to-case(bottom) thermal resistance
n/a
n/a
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
6.5 Power Ratings
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
50
mW
PD
Maximum power dissipation
VCC1 = VCC2 = 5.5 V, TJ = 150°C, CL = 15 pF,
input a 50 MHz 50% duty cycle square wave
PD1
Maximum power dissipation by side-1
VCC1 = VCC2 = 5.5 V, TJ = 150°C, CL = 15 pF,
input a 50 MHz 50% duty cycle square wave
12.5
mW
PD2
Maximum power dissipation by side-2
VCC1 = VCC2 = 5.5 V, TJ = 150°C, CL = 15 pF,
input a 50 MHz 50% duty cycle square wave
37.5
mW
6
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
ISO7710
www.ti.com
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
6.6 Insulation Specifications
PARAMETER
CLR
External clearance
VALUE
TEST CONDITIONS
DW-16
D-8
UNIT
(1)
Shortest terminal-to-terminal distance through air
8
4
mm
(1)
Shortest terminal-to-terminal distance across the
package surface
8
4
mm
21
21
μm
>600
>600
V
CPG
External creepage
DTI
Distance through the insulation
Minimum internal gap (internal clearance)
CTI
Comparative tracking index
DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A
Material group
According to IEC 60664-1
Overvoltage category per IEC 60664-1
I
I
Rated mains voltage ≤ 150 VRMS
I–IV
I–IV
Rated mains voltage ≤ 300 VRMS
I–IV
I–III
Rated mains voltage ≤ 600 VRMS
I–IV
n/a
Rated mains voltage ≤ 1000 VRMS
I–III
n/a
AC voltage (bipolar)
2121
637
VPK
AC voltage; Time dependent dielectric breakdown
(TDDB) test; see Figure 21
1500
450
VRMS
DC voltage
2121
637
VDC
8000
4242
VPK
8000
5000
VPK
Method a, After Input/Output safety test subgroup 2/3,
Vini = VIOTM, tini = 60 s; Vpd(m) = 1.2 × VIORM, tm = 10 s
≤5
≤5
Method a, After environmental tests subgroup 1,
Vini = VIOTM, tini = 60 s; Vpd(m) = 1.6 × VIORM, tm = 10 s
≤5
≤5
Method b1; At routine test (100% production) and
preconditioning (type test)
Vini = 1.2 x VIOTM, tini = 1 s;
Vpd(m) = 1.875 × VIORM, tm = 1 s
≤5
DIN VDE V 0884-11:2017-01 (2)
VIORM
Maximum repetitive peak isolation
voltage
VIOWM
Maximum working isolation voltage
VIOTM
Maximum transient isolation voltage
VTEST = VIOTM, t = 60 s (qualification);
VTEST = 1.2 x VIOTM, t = 1 s (100% production)
VIOSM
Maximum surge isolation voltage (3)
Test method per IEC 62368-1, 1.2/50 µs waveform,
VTEST = 1.6 × VIOSM (qualification)
qpd
Apparent charge
(4)
Barrier capacitance, input to output (5)
CIO
≤5
VIO = 0.4 × sin (2πft), f = 1 MHz
~0.4
~0.4
VIO = 500 V, TA = 25°C
>1012
>1012
VIO = 500 V, 100°C ≤ TA ≤ 125°C
>1011
>1011
9
>10
>109
Pollution degree
2
2
Climatic category
55/125/21
55/125/21
5000
3000
Isolation resistance (5)
RIO
pC
VIO = 500 V at TS = 150°C
pF
Ω
UL 1577
VISO
(1)
(2)
(3)
(4)
(5)
Withstanding isolation voltage
VTEST = VISO, t = 60 s (qualification);
VTEST = 1.2 × VISO, t = 1 s (100% production)
VRMS
Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care
should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on
the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases.
Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by
means of suitable protective circuits.
Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
Apparent charge is electrical discharge caused by a partial discharge (pd).
All pins on each side of the barrier tied together creating a two-terminal device.
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
7
ISO7710
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
www.ti.com
6.7 Safety-Related Certifications
VDE
CSA
UL
Certified according to
DIN VDE V 088411:2017-01 1
Certified according to IEC
60950-1, IEC 62368-1 and
IEC 60601-1
Maximum transient
isolation voltage, 8000
VPK (DW-16, Reinforced)
and 4242 VPK (D-8);
Maximum repetitive peak
isolation voltage, 2121
VPK (DW-16, Reinforced)
and 637 VPK (D-8);
Maximum surge isolation
voltage, 8000 VPK (DW16, Reinforced) and
5000 VPK (D-8)
Reinforced insulation per
CSA 60950-1-07+A1+A2,
IEC 60950-1 2nd
Ed.+A1+A2, CSA 62368-114 and IEC 62368-1:2014,
800 VRMS (DW-16) and 400
VRMS (D-8) max working
voltage (pollution degree 2,
material group I);
2 MOPP (Means of Patient
Protection) per CSA 606011:14 and IEC 60601-1 Ed.
3.1, 250 VRMS (DW-16) max
working voltage
Certificate number:
40040142
Master contract number:
220991
CQC
TUV
Certified according to
GB4943.1-2011
Certified according to EN
61010-1:2010/A1:2019,
EN 60950-1:2006/A2:2013
and EN 62368-1:2014
DW-16: Single
protection, 5000 VRMS ;
D-8: Single protection,
3000 VRMS
DW-16: Reinforced
Insulation, Altitude ≤ 5000
m, Tropical Climate, 700
VRMS maximum working
voltage;
D-8: Basic Insulation,
Altitude ≤ 5000 m, Tropical
Climate, 400 VRMS
maximum working voltage
5000 VRMS (DW-16) and
3000 VRMS (D-8)
Reinforced insulation per
EN 61010-1:2010/A1:2019
up to working voltage of
600 VRMS (DW-16) and
300 VRMS (D-8)
5000 VRMS (DW-16) and
3000 VRMS (D-8)
Reinforced insulation per
EN 60950-1:2006/A2:2013
and EN 62368-1:2014 up
to working voltage of 800
VRMS (DW-16) and 400
VRMS (D-8)
File number: E181974
Certificate numbers:
CQC15001121716 (DW-16) Client ID number: 77311
CQC15001121656 (D-8)
Certified according to
UL 1577 Component
Recognition Program
6.8 Safety Limiting Values
Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of
the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat
the die and damage the isolation barrier potentially leading to secondary system failures.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DW-16 Package
IS
Safety input, output, or
supply current
PS
Safety input, output, or
total power
TS
Maximum safety
temperature
RθJA = 94.4 °C/W, VI = 5.5 V, TJ = 150°C, TA = 25°C, see Figure 1
241
RθJA = 94.4 °C/W, VI = 3.6 V, TJ = 150°C, TA = 25°C, see Figure 1
368
RθJA = 94.4 °C/W, VI = 2.75 V, TJ = 150°C, TA = 25°C,
see Figure 1
482
RθJA = 94.4 °C/W, TJ = 150°C, TA = 25°C, see Figure 2
1324
mW
150
°C
mA
D-8 Package
IS
Safety input, output, or
supply current
PS
Safety input, output, or
total power
TS
Maximum safety
temperature
RθJA = 146.1 °C/W, VI = 5.5 V, TJ = 150°C, TA = 25°C, see Figure 3
156
RθJA = 146.1 °C/W, VI = 3.6 V, TJ = 150°C, TA = 25°C,
see Figure 3
238
RθJA = 146.1 °C/W, VI = 2.75 V, TJ = 150°C, TA = 25°C, see Figure 3
311
RθJA = 146.1 °C/W, TJ = 150°C, TA = 25°C, see Figure 4
856
mW
150
°C
mA
The maximum safety temperature is the maximum junction temperature specified for the device. The power
dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines
the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Information table is that
of a device installed on a High-K test board for leaded surface mount packages. The power is the recommended
maximum input voltage times the current. The junction temperature is then the ambient temperature plus the
power times the junction-to-air thermal resistance.
8
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
ISO7710
www.ti.com
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
6.9 Electrical Characteristics—5-V Supply
VCC1 = VCC2 = 5 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
VCC2 – 0.4
4.8
VOH
High-level output voltage
IOH = –4 mA; see Figure 11
VOL
Low-level output voltage
IOL = 4 mA; see Figure 11
VIT+(IN)
Rising input threshold voltage
VIT-(IN)
Falling input threshold voltage
0.3 x VCC1
0.4 x VCC1
VI(HYS)
Input threshold voltage hysteresis
0.1 × VCC1
0.2 × VCC1
IIH
High-level input current
VIH = VCC1 at IN
IIL
Low-level input current
VIL = 0 V at IN
CMTI
Common-mode transient immunity
VI = VCC1 or 0 V, VCM = 1200 V; see Figure 13
CI
Input Capacitance (1)
VI = VCC/ 2 + 0.4×sin(2πft), f = 1 MHz, VCC = 5 V
(1)
MAX
V
0.2
0.4
V
0.6 x VCC1
0.7 x VCC1
V
V
V
10
–10
85
UNIT
μA
μA
100
kV/μs
2
pF
Measured from input pin to ground.
6.10 Supply Current Characteristics—5-V Supply
VCC1 = VCC2 = 5 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
SUPPLY
CURRENT
TEST CONDITIONS
VI = VCC1 (ISO7710), VI = 0 V (ISO7710 with F suffix)
Supply current - DC signal
VI = 0 V (ISO7710), VI = VCC1 (ISO7710 with F suffix)
1 Mbps
Supply current - AC signal
All channels switching with square
wave clock input; CL = 15 pF
10 Mbps
100 Mbps
MIN
TYP
MAX
ICC1
0.5
0.8
ICC2
0.6
1
ICC1
1.6
2.5
ICC2
0.6
1
ICC1
1.1
1.5
ICC2
0.6
1.1
ICC1
1.1
1.6
ICC2
1.1
1.6
ICC1
1.4
2
ICC2
5.9
7
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
UNIT
mA
9
ISO7710
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
www.ti.com
6.11 Electrical Characteristics—3.3-V Supply
VCC1 = VCC2 = 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
VCC2 – 0.3
3.2
VOH
High-level output voltage
IOH = –2 mA; see Figure 11
VOL
Low-level output voltage
IOL = 2 mA; see Figure 11
VIT+(IN)
Rising input voltage threshold
VIT-(IN)
Falling input voltage threshold
0.3 x VCC1
0.4 x VCC1
VI(HYS)
Input threshold voltage hysteresis
0.1 × VCC1
0.2 × VCC1
IIH
High-level input current
VIH = VCC1 at IN
IIL
Low-level input current
VIL = 0 V at IN
CMTI
Common-mode transient immunity
VI = VCC1 or 0 V, VCM = 1200 V; see Figure 13
MAX
UNIT
V
0.1
0.3
V
0.6 x VCC1
0.7 x VCC1
V
V
V
10
–10
μA
μA
85
100
kV/μs
6.12 Supply Current Characteristics—3.3-V Supply
VCC1 = VCC2 = 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
SUPPLY
CURRENT
TEST CONDITIONS
VI = VCC1 (ISO7710), VI = 0 V (ISO7710 with F suffix)
Supply current - DC signal
VI = 0 V (ISO7710), VI = VCC1 (ISO7710 with F suffix)
1 Mbps
Supply current - AC signal
All channels switching with square
wave clock input; CL = 15 pF
10 Mbps
100 Mbps
10
Submit Documentation Feedback
MIN
TYP
MAX
ICC1
0.5
0.8
ICC2
0.6
1
ICC1
1.6
2.5
ICC2
0.6
1
ICC1
1.1
1.5
ICC2
0.6
1
ICC1
1
1.6
ICC2
1.1
1.4
ICC1
1.3
1.8
ICC2
4.3
5.3
UNIT
mA
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
ISO7710
www.ti.com
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
6.13 Electrical Characteristics—2.5-V Supply
VCC1 = VCC2 = 2.5 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
VCC2 – 0.2
2.45
VOH
High-level output voltage
IOH = –1 mA; see Figure 11
VOL
Low-level output voltage
IOL = 1 mA; see Figure 11
VIT+(IN)
Rising input voltage threshold
VIT-(IN)
Falling input voltage threshold
0.3 x VCC1
0.4 x VCC1
VI(HYS)
Input threshold voltage hysteresis
0.1 × VCC1
0.2 × VCC1
IIH
High-level input current
VIH = VCC1 at IN
IIL
Low-level input current
VIL = 0 V at IN
CMTI
Common-mode transient
immunity
VI = VCC1 or 0 V, VCM = 1200 V; see Figure 13
MAX
UNIT
V
0.05
0.2
V
0.6 x VCC1
0.7 x VCC1
V
V
V
10
–10
μA
μA
85
100
kV/μs
6.14 Supply Current Characteristics—2.5-V Supply
VCC1 = VCC2 = 2.5 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
SUPPLY
CURRENT
TEST CONDITIONS
VI = VCC1 (ISO7710), VI = 0 V (ISO7710 with F suffix)
Supply current - DC signal
VI = 0 V (ISO7710), VI = VCC1 (ISO7710 with F suffix)
1 Mbps
Supply current - AC signal
All channels switching with square
wave clock input; CL = 15 pF
10 Mbps
100 Mbps
MIN
TYP
MAX
ICC1
0.5
0.8
ICC2
0.6
1
ICC1
1.6
2.5
ICC2
0.6
1
ICC1
1.1
1.5
ICC2
0.6
1
ICC1
1.1
1.5
ICC2
0.9
1.4
ICC1
1.2
1.6
ICC2
3.4
4.4
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
UNIT
mA
11
ISO7710
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
www.ti.com
6.15 Switching Characteristics—5-V Supply
VCC1 = VCC2 = 5 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
tPLH, tPHL
Propagation delay time
PWD
Pulse width distortion (1) |tPHL – tPLH|
tsk(pp)
Part-to-part skew time (2)
tr
Output signal rise time
tf
Output signal fall time
TEST CONDITIONS
TYP
MAX
6
11
16
ns
0.6
4.9
ns
4.5
ns
1.8
3.9
ns
1.9
3.9
ns
0.1
0.3
μs
See Figure 11
See Figure 11
tDO
Default output delay time from input power loss
Measured from the time VCC1 goes below 1.7 V.
See Figure 12
tie
Time interval error
216 – 1 PRBS data at 100 Mbps
(1)
(2)
MIN
1
UNIT
ns
Also known as pulse skew.
tsk(pp) is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same
direction while operating at identical supply voltages, temperature, input signals and loads.
6.16 Switching Characteristics—3.3-V Supply
VCC1 = VCC2 = 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
tPLH, tPHL
Propagation delay time
PWD
Pulse width distortion (1) |tPHL – tPLH|
tsk(pp)
Part-to-part skew time (2)
tr
Output signal rise time
tf
Output signal fall time
TEST CONDITIONS
See Figure 11
TYP
MAX
6
11
16
ns
0.1
5
ns
4.5
ns
0.7
3
ns
0.7
3
ns
0.1
0.3
μs
See Figure 11
tDO
Default output delay time from input power loss
Measured from the time VCC1 goes below 1.7 V.
See Figure 12
tie
Time interval error
216 – 1 PRBS data at 100 Mbps
(1)
(2)
MIN
1
UNIT
ns
Also known as pulse skew.
tsk(pp) is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same
direction while operating at identical supply voltages, temperature, input signals and loads.
6.17 Switching Characteristics—2.5-V Supply
VCC1 = VCC2 = 2.5 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
tPLH, tPHL
Propagation delay time
PWD
Pulse width distortion (1) |tPHL – tPLH|
tsk(pp)
Part-to-part skew time (2)
tr
Output signal rise time
tf
Output signal fall time
tDO
tie
(1)
(2)
12
Default output delay time from input power loss
Time interval error
TEST CONDITIONS
See Figure 11
See Figure 11
Measured from the time VCC1 goes below 1.7 V.
See Figure 12
16
2
– 1 PRBS data at 100 Mbps
MIN
TYP
MAX
UNIT
7.5
12
18.5
ns
0.2
5.1
ns
4.6
ns
1
3.5
ns
1
3.5
ns
0.1
0.3
μs
1
ns
Also known as pulse skew.
tsk(pp) is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same
direction while operating at identical supply voltages, temperature, input signals and loads.
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
ISO7710
www.ti.com
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
6.18 Insulation Characteristics Curves
1400
VCC1 = VCC2 = 2.75 V
VCC1 = VCC2 = 3.6 V
VCC1 = VCC2 = 5.5 V
500
1200
Safety Limiting Power (mW)
Safety Limiting Current (mA)
600
400
300
200
100
800
600
400
200
0
0
0
50
100
150
Ambient Temperature (qC)
0
200
50
D001
Figure 1. Thermal Derating Curve for Limiting Current per
VDE for DW-16 Package
100
150
Ambient Temperature (qC)
200
D002
Figure 2. Thermal Derating Curve for Limiting Power per
VDE for DW-16 Package
350
900
VCC1 = VCC2 = 2.75 V
VCC1 = VCC2 = 3.6 V
VCC1 = VCC2 = 5.5 V
800
Safety Limiting Power (mW)
300
Safety Limiting Current (mA)
1000
250
200
150
100
50
700
600
500
400
300
200
100
0
0
0
20
40
60
80
100
120
Ambient Temperature (qC)
140
160
0
D003
Figure 3. Thermal Derating Curve for Limiting Current per
VDE for D-8 Package
50
100
150
Ambient Temperature (qC)
200
D004
Figure 4. Thermal Derating Curve for Limiting Power per
VDE for D-8 Package
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
13
ISO7710
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
www.ti.com
6.19 Typical Characteristics
2.5
7
ICC1 at 2.5 V
ICC2 at 2.5 V
ICC1 at 3.3 V
ICC1 at 2.5 V
ICC2 at 2.5 V
ICC1 at 3.3 V
2
5
Supply Current (mA)
Supply Current (mA)
6
ICC2 at 3.3 V
ICC1 at 5 V
ICC2 at 5 V
4
3
2
ICC2 at 3.3 V
ICC1 at 5 V
ICC2 at 5 V
1.5
1
0.5
1
0
0
0
25
TA = 25°C
50
Data Rate (Mbps)
75
0
100
25
D005
CL = 15 pF
TA = 25°C
Figure 5. ISO7710 Supply Current vs Data Rate
(With 15 pF Load)
50
Data Rate (Mbps)
75
100
D006
CL = No Load
Figure 6. ISO7710 Supply Current vs Data Rate
(With No Load)
6
0.9
Low-Level Output Voltage (V)
High-Level Output Voltage (V)
0.8
5
4
3
2
VCC at 2.5 V
VCC at 3.3 V
VCC at 5 V
1
0
-15
0.7
0.6
0.5
0.4
0.3
0.2
0
-10
-5
High-Level Output Current (mA)
0
0
15
D012
TA = 25°C
TA = 25°C
Figure 7. High-Level Output Voltage vs High-level
Output Current
Figure 8. Low-Level Output Voltage vs Low-Level
Output Current
14
2.05
Propagation Delay Time (ns)
Power Supply UVLO Threshold (V)
5
10
Low-Level Output Current (mA)
D011
2.10
2.00
1.95
1.90
1.85
1.80
1.75
VCC1 Rising
VCC1 Falling
VCC2 Rising
VCC2 Falling
1.70
1.65
1.60
-55 -40 -25 -10
5 20 35 50 65 80
Free-Air Temperature (qC)
95 110 125
13
12
11
10
tPLH at 2.5 V
tPHL at 2.5 V
tPLH at 3.3 V
9
8
-55
D009
Figure 9. Power Supply Undervoltage Threshold vs
Free-Air Temperature
14
VCC at 2.5 V
VCC at 3.3 V
VCC at 5 V
0.1
-25
5
35
65
Free Air Temperature (qC)
tPHL at 3.3 V
tPLH at 5 V
tPHL at 5 V
95
125
D010
Figure 10. Propagation Delay Time vs Free-Air Temperature
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
ISO7710
www.ti.com
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
7 Parameter Measurement Information
Isolation Barrier
IN
Input Generator
(See Note A)
VI
VCC1
VI
OUT
50%
50%
0V
tPLH
CL
See Note B
VO
50
tPHL
VOH
90%
50%
VO
50%
10%
VOL
tf
tr
A.
The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, tr ≤ 3
ns, tf ≤ 3ns, ZO = 50 Ω. At the input, 50 Ω resistor is required to terminate Input Generator signal. It is not needed in
actual application.
B.
CL = 15 pF and includes instrumentation and fixture capacitance within ±20%.
Figure 11. Switching Characteristics Test Circuit and Voltage Waveforms
VI
See Note B
VCC
VCC
Isolation Barrier
IN = 0 V (Devices without suffix F)
IN = VCC (Devices with suffix F)
VI
IN
1.7 V
0V
OUT
VO
tDO
CL
See Note A
default high
VOH
50%
VO
VOL
default low
A.
CL = 15 pF and includes instrumentation and fixture capacitance within ±20%.
B.
Power Supply Ramp Rate = 10 mV/ns
Figure 12. Default Output Delay Time Test Circuit and Voltage Waveforms
VCC1
VCC1
S1
Isolation Barrier
C = 0.1 µF ±1%
IN
C = 0.1 µF ±1%
Pass-fail criteria:
The output must
remain stable.
OUT
+
EN
CL
See Note A
GND1
A.
+
VCM ±
VOH or VOL
±
GND2
CL = 15 pF and includes instrumentation and fixture capacitance within ±20%.
Figure 13. Common-Mode Transient Immunity Test Circuit
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
15
ISO7710
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
www.ti.com
8 Detailed Description
8.1 Overview
The ISO7710 device has an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a
silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to
represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the
signal after advanced signal conditioning and produces the output through a buffer stage. The device also
incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated
emissions due the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital
capacitive isolator, Figure 14, shows a functional block diagram of a typical channel.
8.2 Functional Block Diagram
Transmitter
TX IN
Receiver
OOK
Modulation
TX Signal
Conditioning
Oscillator
SiO2 based
Capacitive
Isolation
Barrier
RX Signal
Conditioning
Envelope
Detection
RX OUT
Emissions
Reduction
Techniques
Figure 14. Conceptual Block Diagram of a Digital Capacitive Isolator
Figure 15 shows a conceptual detail of how the OOK scheme works.
TX IN
Carrier signal through
isolation barrier
RX OUT
Figure 15. On-Off Keying (OOK) Based Modulation Scheme
16
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
ISO7710
www.ti.com
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
8.3 Feature Description
The ISO7710 device is available in two default output state options to enable a variety of application uses.
Table 1 lists the device features.
Table 1. Device Features
PART NUMBER
MAXIMUM DATA
RATE
CHANNEL
DIRECTION
DEFAULT OUTPUT
STATE
ISO7710
100 Mbps
1 Forward, 0 Reverse
High
ISO7710F
100 Mbps
1 Forward, 0 Reverse
Low
(1)
PACKAGE
RATED ISOLATION (1)
DW-16
5000 VRMS / 8000 VPK
D-8
3000 VRMS / 4242 VPK
DW-16
5000 VRMS / 8000 VPK
D-8
3000 VRMS / 4242 VPK
See the Safety-Related Certifications section for detailed isolation ratings.
8.3.1 Electromagnetic Compatibility (EMC) Considerations
Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge
(ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances
are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level
performance and reliability depends, to a large extent, on the application board design and layout, the ISO7710
device incorporates many chip-level design improvements for overall system robustness. Some of these
improvements include:
• Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
• Low-resistance connectivity of ESD cells to supply and ground pins.
• Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
• Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance
path.
• PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic
SCRs.
• Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
17
ISO7710
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
www.ti.com
8.4 Device Functional Modes
Table 2 lists the functional modes of ISO7710 device.
Table 2. Function Table (1)
VCC1
VCC2
PU
(1)
(2)
(3)
INPUT
(IN) (2)
OUTPUT
(OUT)
H
H
L
L
Open
Default
Default mode: When IN is open, the corresponding channel output goes to its
default logic state. Default is High for ISO7710 and Low for ISO7710F.
Default mode: When VCC1 is unpowered, a channel output assumes the logic
state based on the selected default option. Default is High for ISO7710 and
Low for ISO7710F.
When VCC1 transitions from unpowered to powered-up, a channel output
assumes the logic state of its input.
When VCC1 transitions from powered-up to unpowered, channel output
assumes the selected default state.
PU
COMMENTS
Normal Operation:
A channel output assumes the logic state of its input.
PD
PU
X
Default
X
PD
X
Undetermined
When VCC2 is unpowered, a channel output is undetermined (3).
When VCC2 transitions from unpowered to powered-up, a channel output
assumes the logic state of its input
PU = Powered up (VCC ≥ 2.25 V); PD = Powered down (VCC ≤ 1.7 V); X = Irrelevant; H = High level; L = Low level
A strongly driven input signal can weakly power the floating VCC via an internal protection diode and cause undetermined output.
The outputs are in undetermined state when 1.7 V < VCC1, VCC2 < 2.25 V.
8.4.1 Device I/O Schematics
Input (Devices with F suffix)
Input (Devices without F suffix)
VCCI
VCCI
VCCI
VCCI
VCCI
VCCI
VCCI
1.5 M
985
985
INx
INx
1.5 M
Output
VCCO
~20
OUTx
Copyright © 2016, Texas Instruments Incorporated
Figure 16. Device I/O Schematics
18
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
ISO7710
www.ti.com
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
The ISO7710 device is a high-performance, single-channel digital isolator. The device uses single-ended CMOSlogic switching technology. The supply voltage range is from 2.25 V to 5.5 V for both supplies, VCC1 and VCC2.
When designing with digital isolators, keep in mind that because of the single-ended design structure, digital
isolators do not conform to any specific interface standard and are only intended for isolating single-ended
CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μC or
UART), and a data converter or a line transceiver, regardless of the interface type or standard.
9.2 Typical Application
The ISO7710 device can be used with Texas Instruments' mixed signal microcontroller, CAN transceiver,
transformer driver, and low-dropout voltage regulator to create an Isolated CAN Interface as shown below.
VS
3.3 V
10 F
2
Vcc
D2
1:1.33
3
MBR0520L
1
10 F 0.1 F
D1
4
OUT
ISO 3.3V
5
TPS76333
SN6501
GND
IN
3
1
EN
GND
10 F
2
MBR0520L
GND
5
ISO Barrier
0.1 F
5
4
GND2
0.1 F
6
8
29,57
VDDIO
GND1
ISO7710
OUT
IN
VCC1
0.1 F
VCC2
0.1 F
3
2
1,3
1
26
CANRXA
TMS320F28035PAG
CANTXA
25
VSS
4
1,3
2
6,28
4
0.1 F
0.1 F
VCC1
VCC2
IN
VCC
RS 8
R
CANH
SN65HVD231
D
CANL
GND
2
8
10
(optional)
10
(optional)
7
6
Vref 5
SM712
ISO7710 OUT 6
GND2
GND1
5
4.7 nF /
2 kV
Copyright © 2016, Texas Instruments Incorporated
Figure 17. Isolated CAN Interface
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
19
ISO7710
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
www.ti.com
Typical Application (continued)
9.2.1 Design Requirements
To design with this device, use the parameters listed in Table 3.
Table 3. Design Parameters
PARAMETER
VALUE
Supply voltage, VCC1 and VCC2
2.25 V to 5.5 V
Decoupling capacitor between VCC1 and GND1
0.1 µF
Decoupling capacitor from VCC2 and GND2
0.1 µF
9.2.2 Detailed Design Procedure
Unlike optocouplers, which require components to improve performance, provide bias, or limit current, the
ISO7710 device only requires two external bypass capacitors to operate.
VCC1
VCC2
0.1 …F
2 mm
maximum
from VCC1
2 mm
maximum
from VCC2
1
2
INPUT
0.1 …F
8
IN
7
3
OUT 6
4
5
OUTPUT
GND1
GND2
Figure 18. Typical ISO7710 Circuit Hook-up
9.2.3 Application Curve
1 V/ div
The following typical eye diagram of the ISO7710 device indicates low jitter and wide open eye at the maximum
data rate of 100 Mbps.
Time = 3.5 ns / div
Figure 19. ISO7710 Eye Diagram at 100 Mbps PRBS, 5-V Supplies and 25°C
20
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
ISO7710
www.ti.com
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
9.2.3.1 Insulation Lifetime
Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown
(TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal
device and high voltage applied between the two sides; See Figure 20 for TDDB test setup. The insulation
breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced
insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million
(ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation
voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 87.5% for
lifetime which translates into minimum required insulation lifetime of 37.5 years at a working voltage that's 20%
higher than the specified value.
Figure 21 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime.
Based on the TDDB data, the intrinsic capability of the insulation is 1500 VRMS with a lifetime of 135 years. Other
factors, such as package size, pollution degree, material group, etc. can further limit the working voltage of the
component. The working voltage of DW-16 package is specified up to 1500 VRMS and D-8 package up to 450
VRMS. At the lower working voltages, the corresponding insulation lifetime is much longer than 135 years.
A
Vcc 1
Vcc 2
Time Counter
> 1 mA
DUT
GND 1
GND 2
VS
Oven at 150 °C
Figure 20. Test Setup for Insulation Lifetime Measurement
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
21
ISO7710
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
www.ti.com
Figure 21. Insulation Lifetime Projection Data
22
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
ISO7710
www.ti.com
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
10 Power Supply Recommendations
To help ensure reliable operation at data rates and supply voltages, a 0.1-μF bypass capacitor is recommended
at the input and output supply pins (VCC1 and VCC2). The capacitors should be placed as close to the supply pins
as possible. If only a single primary-side power supply is available in an application, isolated power can be
generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501 or
SN6505A. For such applications, detailed power supply design and transformer selection recommendations are
available in SN6501 Transformer Driver for Isolated Power Supplies or SN6505 Low-Noise 1-A Transformer
Drivers for Isolated Power Supplies.
11 Layout
11.1 Layout Guidelines
A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 22). Layer stacking should
be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency
signal layer.
• Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their
inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits
of the data link.
• Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for
transmission line interconnects and provides an excellent low-inductance path for the return current flow.
• Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of
approximately 100 pF/in2.
• Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
usually have margin to tolerate discontinuities such as vias.
If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to
the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the
power and ground plane of each power system can be placed closer together, thus increasing the high-frequency
bypass capacitance significantly.
For detailed layout recommendations, refer to the Digital Isolator Design Guide.
11.1.1 PCB Material
For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace
lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper
alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and
stiffness, and the self-extinguishing flammability-characteristics.
11.2 Layout Example
High-speed traces
10 mils
Ground plane
40 mils
Keep this
space free
from planes,
traces, pads,
and vias
FR-4
0r ~ 4.5
Power plane
10 mils
Low-speed traces
Figure 22. Layout Example
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
23
ISO7710
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
www.ti.com
12 Device and Documentation Support
12.1 Documentation Support
12.1.1 Related Documentation
For related documentation, see the following:
• Digital Isolator Design Guide
• Isolation Glossary
• How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems
•
• SN6501 Transformer Driver for Isolated Power Supplies
• SN65HVD23x 3.3-V CAN Bus Transceivers
• TMS320F28035 Piccolo™ Microcontrollers
• TPS76333 Low-Power 150-mA Low-Dropout Linear Regulators
12.2 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 4. Related Links
PARTS
PRODUCT FOLDER
ORDER NOW
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
ISO7710
Click here
Click here
Click here
Click here
Click here
12.3 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
12.4 Community Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
12.5 Trademarks
Piccolo, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
12.6 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
12.7 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
24
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
ISO7710
www.ti.com
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
25
ISO7710
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
www.ti.com
PACKAGE OUTLINE
D0008B
SOIC - 1.75 mm max height
SCALE 2.800
SMALL OUTLINE INTEGRATED CIRCUIT
C
SEATING PLANE
.228-.244 TYP
[5.80-6.19]
A
.004 [0.1] C
PIN 1 ID AREA
6X .050
[1.27]
8
1
2X
.150
[3.81]
.189-.197
[4.81-5.00]
NOTE 3
4X (0 -15 )
4
5
B
8X .012-.020
[0.31-0.51]
.150-.157
[3.81-3.98]
NOTE 4
.010 [0.25]
C A B
.069 MAX
[1.75]
.005-.010 TYP
[0.13-0.25]
4X (0 -15 )
SEE DETAIL A
.010
[0.25]
.004-.010
[0.11-0.25]
0 -8
.016-.050
[0.41-1.27]
DETAIL A
.041
[1.04]
TYPICAL
4221445/C 02/2019
NOTES:
1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed .006 [0.15], per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
www.ti.com
26
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
ISO7710
www.ti.com
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
EXAMPLE BOARD LAYOUT
D0008B
SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT
8X (.061 )
[1.55]
8X (.055)
[1.4]
SEE
DETAILS
SYMM
SEE
DETAILS
SYMM
1
1
8
8X (.024)
[0.6]
8
SYMM
5
4
6X (.050 )
[1.27]
8X (.024)
[0.6]
(R.002 ) TYP
[0.05]
SYMM
5
4
6X (.050 )
[1.27]
(.213)
[5.4]
(R.002 )
[0.05]
TYP
(.217)
[5.5]
HV / ISOLATION OPTION
.162 [4.1] CLEARANCE / CREEPAGE
IPC-7351 NOMINAL
.150 [3.85] CLEARANCE / CREEPAGE
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:6X
SOLDER MASK
OPENING
METAL
EXPOSDE
METAL
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
EXPOSED
METAL
.0028 MIN
[0.07]
ALL AROUND
.0028 MAX
[0.07]
ALL AROUND
SOLDER MASK
DEFINED
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4221445/C 02/2019
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
27
ISO7710
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
www.ti.com
EXAMPLE STENCIL DESIGN
D0008B
SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT
8X (.061 )
[1.55]
8X (.055)
[1.4]
SYMM
SYMM
1
1
8
8X (.024)
[0.6]
6X (.050 )
[1.27]
8
SYMM
5
4
8X (.024)
[0.6]
SYMM
(R.002 ) TYP
[0.05]
6X (.050 )
[1.27]
5
4
(R.002 )
[0.05]
TYP
(.217)
[5.5]
(.213)
[5.4]
HV / ISOLATION OPTION
.162 [4.1] CLEARANCE / CREEPAGE
IPC-7351 NOMINAL
.150 [3.85] CLEARANCE / CREEPAGE
SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.127 MM] THICK STENCIL
SCALE:6X
4221445/C 02/2019
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
28
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
ISO7710
www.ti.com
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
PACKAGE OUTLINE
DW0016B
SOIC - 2.65 mm max height
SCALE 1.500
SOIC
C
10.63
TYP
9.97
SEATING PLANE
PIN 1 ID
AREA
A
0.1 C
14X 1.27
16
1
2X
8.89
10.5
10.1
NOTE 3
8
9
0.51
0.31
0.25
C A
16X
B
7.6
7.4
NOTE 4
2.65 MAX
B
0.33
TYP
0.10
SEE DETAIL A
0.25
GAGE PLANE
0.3
0.1
0 -8
1.27
0.40
DETAIL A
(1.4)
TYPICAL
4221009/B 07/2016
NOTES:
1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.
www.ti.com
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
29
ISO7710
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
www.ti.com
EXAMPLE BOARD LAYOUT
DW0016B
SOIC - 2.65 mm max height
SOIC
SYMM
SYMM
16X (2)
16X (1.65)
SEE
DETAILS
1
SEE
DETAILS
1
16
16
16X (0.6)
16X (0.6)
SYMM
SYMM
14X (1.27)
14X (1.27)
9
8
9
8
R0.05 TYP
R0.05 TYP
(9.75)
(9.3)
HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE
IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE
LAND PATTERN EXAMPLE
SCALE:4X
METAL
SOLDER MASK
OPENING
SOLDER MASK
OPENING
0.07 MAX
ALL AROUND
METAL
0.07 MIN
ALL AROUND
SOLDER MASK
DEFINED
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4221009/B 07/2016
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
30
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
ISO7710
www.ti.com
SLLSER9C – NOVEMBER 2016 – REVISED APRIL 2020
EXAMPLE STENCIL DESIGN
DW0016B
SOIC - 2.65 mm max height
SOIC
SYMM
SYMM
16X (1.65)
16X (2)
1
1
16
16
16X (0.6)
16X (0.6)
SYMM
SYMM
14X (1.27)
14X (1.27)
9
8
9
8
R0.05 TYP
R0.05 TYP
(9.3)
(9.75)
IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE
HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:4X
4221009/B 07/2016
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
Submit Documentation Feedback
Copyright © 2016–2020, Texas Instruments Incorporated
Product Folder Links: ISO7710
31
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
ISO7710D
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-55 to 125
7710
ISO7710DR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-55 to 125
7710
ISO7710DW
ACTIVE
SOIC
DW
16
40
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-55 to 125
ISO7710
ISO7710DWR
ACTIVE
SOIC
DW
16
2000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-55 to 125
ISO7710
ISO7710FD
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-55 to 125
7710F
ISO7710FDR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-55 to 125
7710F
ISO7710FDW
ACTIVE
SOIC
DW
16
40
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-55 to 125
ISO7710F
ISO7710FDWR
ACTIVE
SOIC
DW
16
2000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-55 to 125
ISO7710F
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
