Product
Folder
Sample &
Buy
Technical
Documents
Support &
Community
Tools &
Software
PCM2704C, PCM2705C, PCM2706C, PCM2707C
Burr-Brown Audio
SBFS036B – MAY 2015 – REVISED AUGUST 2015
PCM270xC Stereo Audio DAC With USB Interface, Single-Ended Headphone Output and
S/PDIF Output
1 Features
2 Applications
•
•
•
•
•
•
1
•
•
•
•
•
On-Chip USB Interface:
– No Dedicated Device Driver Needed
– Full-Speed Transceivers
– Fully Compliant With USB 2.0 Specification
– USB 1.1 Descriptors With USB Audio Class
Support
– Certified by USB-IF
– Partially Programmable Descriptors
– Adaptive Isochronous Transfer for Playback
– Bus-Powered or Self-Powered Operation
Sampling Rates: 32 kHz, 44.1 kHz, and 48 kHz
On-Chip Clock Generator With Single 12-MHz
Clock Source
Single Power Supply:
– Bus-Powered: 5 V, Typical (VBUS)
– Self-Powered: 3.3 V, Typical
16-Bit Delta-Sigma Stereo DAC
– Analog Performance at 5 V (Bus-Powered),
3.3 V (Self-Powered):
– THD + N: 0.006% RL > 10 kΩ, SelfPowered
– THD + N: 0.025% RL = 32 Ω
– SNR = 98 dB
– Dynamic Range: 98 dB
– PO = 12 mW, RL = 32 Ω
– Oversampling Digital Filter
– Passband Ripple = ±0.04 dB
– Stop-Band Attenuation = –50 dB
– Single-Ended Voltage Output
– Analog LPF Included
Multiple Functions:
– Up to Eight Human Interface Device (HID)
Interfaces (Model and Setting Dependent)
– Suspend Flag
– S/PDIF Out With SCMS
– External ROM Interface (PCM2704C/6C)
– Serial Programming Interface (PCM2705C/7C)
– I2S Interface (Selectable on PCM2706C/7C)
USB Headphones
USB Audio Speaker
USB CRT/LCD Monitor
USB Audio Interface Box
USB-Featured Consumer Audio Product
3 Description
The PCM270xC are TI's single-chip USB stereo
audio digital-to-analog converters (DACs) with USB
2.0 compliant full-speed protocol controller and
S/PDIF. The USB-protocol controller works with no
software code, but USB descriptors can be modified
in some areas (for example, vendor ID/product ID)
through the use of an external ROM (PCM2704C and
PCM2706C) or serial peripheral interface (SPI)
(PCM2705C and PCM2707C). The PCM270xC also
employ SpAct™ architecture, TI's unique system that
recovers the audio clock from USB packet data. Onchip analog phase-locked loops (PLLs) with SpAct
enable playback with low clock jitter.
Device Information(1)
PART NUMBER
PCM2704C
PCM2705C
PCM2706C
PCM2707C
PACKAGE
BODY SIZE (NOM)
SSOP (28)
5.30 mm × 10.20 mm
TQFP (32)
7.00 mm × 7.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Block Diagram
USB
HID Controls
External ROM
SPI
PCM2704C/5C/6C/7C
VDD
VCCL
VCCR
VCCP
Line Out
S/PDIF
I2S
PGND
AGNDR
AGNDL
ZGND
DGND
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Device Comparison Table.....................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
7
7.1
7.2
7.3
7.4
7.5
7.6
Absolute Maximum Ratings ...................................... 7
ESD Ratings.............................................................. 7
Recommended Operating Conditions ...................... 8
Thermal Information: PCM2704C, PCM2705C......... 8
Thermal Information: PCM2706C, PCM2707C......... 8
Electrical Characteristics: PCM2704CDB,
PCM2705CDB, PCM2706CPJT, PCM2707CPJT ..... 9
7.7 Audio Interface Timing Characteristics ................... 11
7.8 Audio Clock Timing Characteristics ........................ 11
7.9 External ROM Read Interface Timing
Characteristics ......................................................... 11
7.10 SPI Timing Characteristics.................................... 12
7.11 Typical Characteristics .......................................... 14
8
9
Parameter Measurement Information ................ 17
Detailed Description ............................................ 18
9.1
9.2
9.3
9.4
9.5
9.6
Overview .................................................................
Functional Block Diagrams .....................................
Feature Description.................................................
Device Functional Modes........................................
Programming...........................................................
Register Maps .........................................................
18
18
20
25
26
29
10 Application and Implementation........................ 30
10.1 Application Information.......................................... 30
10.2 Typical Application ............................................... 30
11 Power Supply Recommendations ..................... 37
12 Layout................................................................... 37
12.1 Layout Guidelines ................................................. 37
12.2 Layout Example .................................................... 37
13 Device and Documentation Support ................. 40
13.1
13.2
13.3
13.4
13.5
13.6
Documentation Support ........................................
Related Links ........................................................
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
40
40
40
40
40
40
14 Mechanical, Packaging, and Orderable
Information ........................................................... 40
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision A (July 2012) to Revision B
•
Page
Added Handling Ratings table, Feature Description section, Device Functional Modes, Application and
Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation
Support section, and Mechanical, Packaging, and Orderable Information section ............................................................... 1
Changes from Original (August 2011) to Revision A
Page
•
Changed product status from Mixed Status to Production Data ............................................................................................ 1
•
Changed Features section to show full compliance with USB2.0 Specification (but still using USB1.1 descriptors) ............ 1
•
Changed Description section to show USB2.0 compliance (USB1.1 was absorbed into 2.0 specification) .......................... 1
2
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
5 Device Comparison Table
FEATURE
PCM2704C
PCM2705C
PCM2706C
Supply Voltage (V)
3.3, 5
3.3, 5
3.3, 5
3.3, 5
Control Interface
HID
HID, SPI
HID, SPI
HID, SPI
Additional Features
S/PDIF Output
HP Output
Ext. ROM I/F
S/PDIF Output
HP Output
S/PDIF Output
HP Output
Ext. ROM I/F
S/PDIF Output
HP Output
Package Group
SSOP
SSOP
TQFP
TQFP
Copyright © 2015, Texas Instruments Incorporated
PCM2707C
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
3
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
6 Pin Configuration and Functions
PCM2704C, PCM2705C DB Package
28-Pin SSOP
Top View
XTO
1
28
XTI
CK
2
27
SSPND
DT
3
26
TEST0
PSEL
4
25
TEST1
DOUT
5
24
HID2/MD
DGND
6
23
HID1/MC
VDD
7
22
HID0/MS
D-
8
21
HOST
D+
9
20
VCCP
VBUS
10
19
PGND
ZGND
11
18
VCOM
AGNDL
12
17
AGNDR
VCCL
13
16
VCCR
14
15
VOUTR
VOUTL
Pin Functions: DB Package (PCM2704C/PCM2705C)
PIN
NAME
DESCRIPTION
NO.
I/O
AGNDL
12
—
Analog ground for headphone amplifier of L-channel
AGNDR
17
—
Analog ground for headphone amplifier of R-channel
CK
2
O
Clock output for external ROM (PCM2704C). Must be left open (PCM2705C).
D+
9
I/O USB differential input/output plus (1)
D–
8
I/O USB differential input/output minus (1)
DGND
6
—
Digital ground
DOUT
5
O
S/PDIF output
DT
3
I/O Data input/output for external ROM (PCM2704C). Must be left open with pullup resistor (PCM2705C). (1)
HID0/MS
22
I
HID key state input (mute), active high (PCM2704C). MS input (PCM2705C) (2)
HID1/MC
23
I
HID key state input (volume up), active high (PCM2704C). MC input (PCM2705C) (2)
HID2/MD
24
I
HID key state input (volume down), active high (PCM2704C). MD input (PCM2705C) (2)
HOST
21
I
Host detection during self-powered operation (connect to VBUS). Max power select during bus-powered
operation (low: 100 mA, high: 500 mA). (3)
PGND
19
—
PSEL
4
I
Power source select (low: self-power, high: bus-power) (1)
SSPND
27
O
Suspend flag, active low (low: suspend, high: operational)
TEST0
26
I
Test pin. Must be set high (1)
TEST1
25
I
Test pin. Must be set high (1)
VBUS
10
—
Connect to USB power (VBUS) for bus-powered operation. Connect to VDD for self-powered operation.
VCCL
13
—
Analog power supply for headphone amplifier of L-channel (4)
(1)
(2)
(3)
(4)
4
Analog ground for DAC, OSC, and PLL
LV-TTL level.
LV-TTL level with internal pulldown
LV-TTL level, 5-V tolerant
Connect decoupling capacitor to GND. Supply 3.3 V for self-powered applications.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
Pin Functions: DB Package (PCM2704C/PCM2705C) (continued)
PIN
NAME
DESCRIPTION
NO.
I/O
VCCP
20
—
Analog power supply for DAC, OSC, and PLL (4)
VCCR
16
—
Analog power supply for headphone amplifier of R-channel (4)
VCOM
18
—
Common voltage for DAC (VCCP/2). Connect decoupling capacitor to PGND.
VDD
7
—
Digital power supply (4)
VOUTL
14
O
DAC analog output for L-channel
VOUTR
15
O
DAC analog output for R-channel
XTI
28
I
Crystal oscillator input (1)
XTO
1
O
Crystal oscillator output
ZGND
11
—
Ground for internal regulator
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
5
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
VCOM
AGNDR
VCCR
VOUTR
VOUTL
VCCL
AGNDL
ZGND+
PCM2706C, PCM2707C PJT Package
32-Pin TQFP
Top View
32
31
30
29
28
27
26
25
HOST
3
22
D-
FUNC3
4
21
VDD
FUNC0
5
20
DGND
HID0/MS
6
19
FUNC1
HID1/MC
7
18
FUNC2
HID2/MD
8
17
DOUT
9
10
11
12
13
14
15
16
PSEL
D+
DT
23
CK
2
XTO
VCCP
XTI
VBUS
SSPND
24
TEST
1
FSEL
PGND
Pin Functions: PJT Package (PCM2706C/PCM2707C)
PIN
NAME
DESCRIPTION
NO.
I/O
AGNDL
26
—
Analog ground for headphone amplifier of L-channel
AGNDR
31
—
Analog ground for headphone amplifier of R-channel
CK
14
O
Clock output for external ROM (PCM2706C). Must be left open (PCM2707C).
D+
23
I/O USB differential input/output plus (1)
D–
22
I/O USB differential input/output minus (1)
DGND
20
—
Digital ground
DOUT
17
O
S/PDIF output/I2S data output
DT
15
I/O Data input/output for external ROM (PCM2706C). Must be left open with pullup resistor (PCM2707C). (1)
FSEL
9
FUNC0
5
I/O HID key state input (next track), active high (FSEL = 1). I2S LR clock output (FSEL = 0). (3)
FUNC1
19
I/O HID key state input (previous track), active high (FSEL = 1). I2S bit clock output (FSEL = 0). (3)
FUNC2
18
I/O HID key state input (stop), active high (FSEL = 1). I2S system clock output (FSEL = 0). (3)
FUNC3
4
I
HID key state input (play/pause), active high (FSEL = 1). I2S data input (FSEL = 0). (3)
HID0/MS
6
I
HID key state input (mute), active high (PCM2706C). MS input (PCM2707C). (3)
HID1/MC
7
I
HID key state input (volume up), active high (PCM2706C). MC input (PCM2707C). (3)
HID2/MD
8
I
HID key state input (volume down), active high (PCM2706C). MD input (PCM2707C). (3)
HOST
3
I
Host detection during self-powered operation (connect to VBUS). Max power select during bus-powered
operation. (low: 100 mA, high: 500 mA). (4)
PGND
1
—
PSEL
16
I
Power source select (low: self-power, high: bus-power) (1)
SSPND
11
O
Suspend flag, active low (low: suspend, high: operational)
TEST
10
I
Test pin. Must be set high (1)
(1)
(2)
(3)
(4)
6
LV-TTL
LV-TTL
LV-TTL
LV-TTL
I
Function select (low: I2S data output, high: S/PDIF output) (2)
Analog ground for DAC, OSC, and PLL
level
level.
level with internal pulldown
level, 5-V tolerant
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
Pin Functions: PJT Package (PCM2706C/PCM2707C) (continued)
PIN
NAME
DESCRIPTION
NO.
I/O
VBUS
24
—
Connect to USB power (VBUS) for bus-powered operation. Connect to VDD for self-powered operation.
VCCL
27
—
Analog power supply for headphone amplifier of L-channel (5)
VCCP
2
—
Analog power supply for DAC, OSC, and PLL (5)
VCCR
30
—
Analog power supply for headphone amplifier of R-channel (5)
VCOM
32
—
Common voltage for DAC (VCCP/2). Connect decoupling capacitor to PGND.
VDD
21
—
Digital power supply (5)
VOUTL
28
O
DAC analog output for L-channel
VOUTR
29
O
DAC analog output for R-channel
XTI
12
I
Crystal oscillator input (1)
XTO
13
O
Crystal oscillator output
ZGND
25
—
Ground for internal regulator
(5)
Connect decoupling capacitor to GND. Supply 3.3 V for self-powered applications.
7 Specifications
7.1 Absolute Maximum Ratings
Over operating free-air temperature range unless otherwise noted.
Supply voltage
(1)
MIN
MAX
UNIT
VBUS
–0.3
6.5
V
VCCP, VCCL, VCCR, VDD
–0.3
4
V
Supply voltage
differences
VCCP, VCCL, VCCR, VDD
±0.1
V
Ground voltage
differences
PGND, AGNDL, AGNDR, DGND, ZGND
±0.1
V
Digital input voltage
Analog input voltage
HOST
–0.3
6.5
V
D+, D–, HID0/MS, HID1/MC, HID2/MD, XTI, XTO, DOUT,
SSPND, CK, DT, PSEL, FSEL, TEST, TEST0, TEST1, FUNC0,
FUNC1, FUNC2, FUNC3
–0.3
(VDD + 0.3) < 4
V
VCOM
–0.3
(VCCP + 0.3) < 4
V
VOUTR
–0.3
(VCCR + 0.3) < 4
V
VOUTL
–0.3
(VCCL + 0.3) < 4
V
Input current (any pins except supplies)
±10
Ambient temperature under bias
–40
mA
125
°C
Junction temperature
150
°C
Package temperature (IR reflow, peak)
260
°C
150
°C
Storage temperature, Tstg
(1)
–55
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
7.2 ESD Ratings
MAX
V(ESD)
(1)
(2)
Electrostatic
discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins
(1)
±3000
Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)
±1500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
7
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
7.3 Recommended Operating Conditions
Over operating free-air temperature range.
MIN
VBUS
Supply voltage
VCCP, VCCL, VCCR, VDD
NOM
MAX
4.35
5
5.25
3
3.3
3.6
Digital input logic level
UNIT
V
TTL-compatible
Digital input clock frequency
Analog output load resistance
11.994
12
16
32
12.006
MHz
Ω
Analog output load capacitance
100
pF
Digital output load capacitance
20
pF
85
°C
Operating free-air temperature, TA
–25
7.4 Thermal Information: PCM2704C, PCM2705C
PCM2704C, PCM2705C
THERMAL METRIC (1)
DB (SSOP)
UNIT
28 PINS
RθJA
Junction-to-ambient thermal resistance
68.2
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
27.2
°C/W
RθJB
Junction-to-board thermal resistance
29.5
°C/W
ψJT
Junction-to-top characterization parameter
2.7
°C/W
ψJB
Junction-to-board characterization parameter
29.1
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
7.5 Thermal Information: PCM2706C, PCM2707C
PCM2706C, PCM2707C
THERMAL METRIC (1)
PJT (TQFP)
UNIT
32 PINS
RθJA
Junction-to-ambient thermal resistance
68.2
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
27.2
°C/W
RθJB
Junction-to-board thermal resistance
29.5
°C/W
ψJT
Junction-to-top characterization parameter
2.7
°C/W
ψJB
Junction-to-board characterization parameter
29.1
°C/W
(1)
8
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
7.6 Electrical Characteristics: PCM2704CDB, PCM2705CDB, PCM2706CPJT, PCM2707CPJT
All specifications at TA = 25°C, VBUS = 5 V, ƒS = 44.1 kHz, ƒIN = 1 kHz, and 16-bit data (unless otherwise noted). For the Host
interface, apply USB revision 1.1, full-speed. For audio data format, use USB isochronous data format.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
INPUT LOGIC
VIH
VIL
IIH
IIL
Input logic high level
2
3.3
Input logic high level (1)
2
5.5
Input logic low level
–0.3
0.8
Input logic low level (1)
–0.3
0.8
Input logic high current (2)
VIN = 3.3 V
Input logic high current
VIN = 3.3 V
Input logic low current (2)
VIN = 0 V
±10
Input logic low current
VIN = 0 V
±10
±10
65
100
VDC
VDC
μA
μA
OUTPUT LOGIC
VOH
VOL
Output logic high level (3)
IOH = –2 mA
2.8
Output logic high level
IOH = –2 mA
2.4
Output logic low level (3)
IOL = 2 mA
0.3
Output logic low level
IOL = 2 mA
0.4
VDC
VDC
CLOCK FREQUENCY
Input clock frequency, XTI
ƒS
11.994
12
12.006
32
44.1
48
Sampling frequency
MHz
kHz
DAC CHARACTERISTICS
Resolution
Audio data channel
16
bits
1, 2
channel
DC ACCURACY
Gain mismatch, channel-to-channel
±2
±8
% of FSR
Gain error
±2
±8
% of FSR
±3
±6
% of FSR
RL > 10 kΩ, self-powered,
VOUT = 0 dB
0.006%
0.01%
RL > 10 kΩ, bus-powered,
VOUT = 0 dB
0.012%
0.02%
RL = 32 Ω, self- or buspowered, VOUT = 0 dB
0.025%
Bipolar zero error
DYNAMIC PERFORMANCE
THD +
N
(4)
Total harmonic
distortion + noise
Line
(5)
Headphone
THD +
N
SNR
Total harmonic distortion + noise
VOUT = –60 dB
Dynamic range
EIAJ, A-weighted
90
98
dB
Signal-to-noise ratio
EIAJ, A-weighted
90
98
dB
60
70
dB
Channel separation
(1)
(2)
(3)
(4)
(5)
2%
HOST pin.
D+, D–, HOST, TEST, TEST0, TEST1, DT, PSEL, FSEL, XTI pins.
FUNC0, FUNC1, and FUNC2 pins.
ƒIN = 1 kHz, using the System Two Cascade™ audio measurement system by Audio Precision® in RMS mode with a 20-kHz low-pass
filter (LPF) and 400-Hz high-pass filter (HPF).
THD + N performance varies slightly, depending on the effective output load, including dummy load R7 and R8 in Figure 35.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
9
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
Electrical Characteristics: PCM2704CDB, PCM2705CDB, PCM2706CPJT,
PCM2707CPJT (continued)
All specifications at TA = 25°C, VBUS = 5 V, ƒS = 44.1 kHz, ƒIN = 1 kHz, and 16-bit data (unless otherwise noted). For the Host
interface, apply USB revision 1.1, full-speed. For audio data format, use USB isochronous data format.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ANALOG OUTPUT
0.55 VCCL
0.55 VCCR
Output voltage
Center voltage
Load impedance
VPP
0.5 VCCP
Line
AC-coupling
10
Headphone
AC-coupling
16
LPF frequency response
V
kΩ
32
Ω
–3 dB
140
kHz
ƒ = 20 kHz
–0.1
dB
DIGITAL FILTER PERFORMANCE
Passband
0.454 ƒS
Stop band
0.546 ƒS
Hz
Passband ripple
±0.04
Stop band attenuation
–50
Delay time
Hz
dB
dB
20 / ƒS
s
POWER SUPPLY REQUIREMENTS
Voltage range
Supply current
Power dissipation
(self-powered)
Power dissipation
(bus-powered)
Internal powersupply voltage (7)
VBUS
Bus-powered
4.35
5
5.25
VCCP, VCCL, VCCR, VDD
Self-powered
3
3.3
3.6
Line
DAC operation
23
30
Headphone
DAC operation (RL = 32 Ω)
35
46
Line/headphone
Suspend mode
150
190
Line
DAC operation
76
108
Headphone
DAC operation (RL = 32 Ω)
116
166
Line/headphone
Suspend mode
495
684
Line
DAC operation
115
158
Headphone
DAC operation (RL = 32 Ω)
175
242
Line/headphone
Suspend mode
750
998
μW
VCCP, VCCL, VCCR, VDD
Bus-powered
3.35
3.5
VDC
85
°C
(6)
(6)
(6)
3.2
VDC
mA
μA
mW
μW
mW
TEMPERATURE RANGE
Operating temperature
(6)
(7)
10
–25
In USB suspended state
VDD, VCCP, VCCL, VCCR pins. These pins work as output pins of internal power supply for bus-powered operation.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
7.7 Audio Interface Timing Characteristics
Load capacitance of LRCK, BCK, and DOUT is 20 pF. For timing diagrams, see Figure 1 and Figure 2.
MIN
MAX
UNIT
t(BCY)
BCK pulse cycle time
300
ns
t(BCH)
BCK pulse duration, high
100
ns
t(BCL)
BCK pulse duration, low
100
t(BL)
LRCK delay time from BCK falling edge
–20
40
ns
t(BD)
DOUT delay time from BCK falling edge
–20
40
ns
t(LD)
DOUT delay time from LRCK edge
–20
40
ns
t(DS)
DIN setup time
20
ns
t(DH)
DIN hold time
20
ns
ns
7.8 Audio Clock Timing Characteristics
Load capacitance is 20 pF. For timing diagrams, see Figure 3.
MIN
MAX
t(SLL), t(SLH)
LRCK delay time from SYSCK rising edge
–5
10
UNIT
ns
t(SBL), t(SBH)
BCK delay time from SYSCK rising edge
–5
10
ns
MAX
UNIT
100
kHz
7.9 External ROM Read Interface Timing Characteristics
For timing diagrams, see Figure 4.
MIN
ƒ(CK)
CK clock frequency
t(BUF)
Bus free time between a STOP and a START condition
4.7
μs
t(LOW)
Low period of the CK clock
4.7
μs
t(HI)
High period of the CK clock
t(RS-SU)
Setup time for START/repeated START condition
t(S-HD)
t(RS-HD)
Hold time for START/repeated START condition
t(D-SU)
Data setup time
t(D-HD)
Data hold time
t(CK-R)
4
μs
4.7
μs
4
μs
250
ns
0
900
ns
Rise time of CK signal
20 + 0.1 CB
1000
ns
t(CK-F)
Fall time of CK signal
20 + 0.1 CB
1000
ns
t(DT-R)
Rise time of DT signal
20 + 0.1 CB
1000
ns
t(DT-F)
Fall time of DT signal
20 + 0.1 CB
1000
ns
t(P-SU)
Setup time for STOP condition
CB
Capacitive load for DT and CK lines
400
pF
VNH
Noise margin at high level for each connected device (including hysteresis)
Copyright © 2015, Texas Instruments Incorporated
μs
4
0.2 VDD
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
V
11
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
7.10 SPI Timing Characteristics
For timing diagrams, see Figure 5.
MIN
t(MCY)
MC pulse cycle time
t(MCL)
MAX
UNIT
100
ns
MC low-level time
50
ns
t(MCH)
MC high-level time
50
ns
t(MHH)
MS high-level time
100
ns
t(MLS)
MS falling edge to MC rising edge
20
ns
t(MLH)
MS hold time
20
ns
t(MDH)
MD hold time
15
ns
t(MDS)
MD setup time
20
ns
SYSCK
(256 fS)
1/fS
LRCK
L-Channel
R-Channel
BCK
(64 fS)
1
DOUT
2
3
14
MSB
1
DIN
2
15
16
1
LSB
3
14
15
2
3
14
MSB
16
1
2
15
16
1
LSB
3
14
15
2
MSB
16
1
2
Figure 1. Audio Data Interface Format
50% of VDD
LRCK (Output)
t(BCH)
t(BCL)
t(BL)
50% of VDD
BCK (Output)
t(BCY)
t(BD)
t(LD)
50% of VDD
DOUT (Output)
t(DS)
t(DH)
50% of VDD
DIN (Input)
Figure 2. Audio Interface Timing
12
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
SYSCK
(Output)
t(SLL)
t(SLH)
LRCK
(Output)
t(SBL)
t(SBH)
BCK
(Output)
Figure 3. Audio Clock Timing
Repeated
Start
Start
Stop
t(D-HD)
t(DT-F)
t(D-SU)
t(BUF)
t(DT-R)
t(P-SU)
DT
t(RS-HD)
t(CK-R)
t(LOW)
CK
t(S-HD)
t(HI)
t(RS-SU)
t(CK-F)
Figure 4. External ROM Read Interface Timing Requirements
t(MHH)
50% of VDD
MS
t(MCL)
t(MLS)
t(MCH)
t(MLH)
50% of VDD
MC
t(MCY)
LSB
MD
50% of VDD
t(MDS)
t(MDH)
Figure 5. SPI Timing Diagram
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
13
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
7.11 Typical Characteristics
7.11.1 Internal Filter: DAC Digital Interpolation Filter Frequency Response
All specifications at TA = 25°C, VBUS = 5 V, ƒS = 44.1 kHz, ƒIN = 1 kHz, 16-bit data (unless otherwise noted).
0.05
0
0.04
0.03
-40
Amplitude (dB)
Amplitude (dB)
-20
-60
-80
-100
0.02
0.01
0
-0.01
-0.02
-0.03
-120
-0.04
-0.05
-140
0
1
2
3
0
4
Frequency (× fS)
0.1
0.2
0.3
0.4
0.5
Frequency (× fS)
G001
G002
Figure 7. Passband Ripple
Figure 6. Frequency Response
7.11.2 Internal Filter: DAC Analog Low-Pass Filter Frequency Response
0
0
-0.5
-20
Amplitude (dB)
Amplitude (dB)
All specifications at TA = 25°C, VBUS = 5 V, ƒS = 44.1 kHz, ƒIN = 1 kHz, 16-bit data (unless otherwise noted).
-1
-1.5
-40
-60
-2
0.01
-80
0.1
1
10
1
100
Frequency (kHz)
10
100
1k
10k
Frequency (kHz)
G003
Figure 8. Passband Characteristics
G004
Figure 9. Stop Band Characteristics
7.11.3 General Characteristics
0.05
Total Harmonic Distortion + Noise (%)
Total Harmonic Distortion + Noise (%)
All specifications at TA = 25°C, VBUS = 5 V, ƒS = 44.1 kHz, ƒIN = 1 kHz, 16-bit data (unless otherwise noted).
0.04
0.03
32 Ω
0.02
10 kΩ
0.01
0
0.04
0.03
32 Ω
0.02
0.01
10 kΩ
0
–50
–25
0
25
50
Free-Air Temperature (°C)
75
100
G005
Figure 10. Total Harmonic Distortion + Noise vs Free-Air
Temperature
14
0.05
Submit Documentation Feedback
–50
–25
0
25
50
Free-Air Temperature (°C)
75
100
G006
Figure 11. Total Harmonic Distortion + Noise vs Free-Air
Temperature
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
General Characteristics (continued)
0.05
Total Harmonic Distortion + Noise (%)
Total Harmonic Distortion + Noise (%)
All specifications at TA = 25°C, VBUS = 5 V, ƒS = 44.1 kHz, ƒIN = 1 kHz, 16-bit data (unless otherwise noted).
0.04
0.03
32 Ω
0.02
10 kΩ
0.01
0
4.5
5
0.03
32 Ω
0.02
0.01
5.5
Supply Voltage (V)
10 kΩ
3
G007
0.04
32 Ω
0.02
10 kΩ
0.01
3.3
3.4
3.5
3.6
G008
Figure 13. Total Harmonic Distortion + Noise vs Supply
Voltage
Total Harmonic Distortion + Noise (%)
0.05
0.03
3.2
3.1
Supply Voltage (V)
Figure 12. Total Harmonic Distortion + Noise vs Supply
Voltage
Total Harmonic Distortion + Noise (%)
0.04
0
4
0
0.05
0.04
0.03
32 Ω
0.02
0.01
10 kΩ
0
30
35
45
40
50
Sampling Frequency (kHz)
30
35
45
40
50
Sampling Frequency (kHz)
G009
G010
Figure 14. Total Harmonic Distortion + Noise vs Sampling
Frequency
Figure 15. Total Harmonic Distortion + Noise vs Sampling
Frequency
105
105
Dynamic Range and SNR (dB)
Dynamic Range and SNR (dB)
0.05
103
101
99
Dynamic Range
97
SNR
103
101
99
Dynamic Range
97
SNR
95
95
–50
–25
0
25
50
75
100
Free-Air Temperature (°C)
Figure 16. Dynamic Range and SNR vs Free-Air
Temperature
Copyright © 2015, Texas Instruments Incorporated
G011
–50
–25
0
25
50
75
100
Free-Air Temperature (°C)
G012
Figure 17. Dynamic Range and SNR vs Free-Air
Temperature
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
15
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
General Characteristics (continued)
All specifications at TA = 25°C, VBUS = 5 V, ƒS = 44.1 kHz, ƒIN = 1 kHz, 16-bit data (unless otherwise noted).
105
Dynamic Range and SNR (dB)
Dynamic Range and SNR (dB)
105
103
101
Dynamic Range
99
97
SNR
95
101
Dynamic Range
99
97
SNR
95
4
4.5
5
5.5
Supply Voltage (V)
3
G013
3.4
3.5
3.6
G014
Dynamic Range and SNR (dB)
105
103
101
Dynamic Range
99
97
SNR
95
103
Dynamic Range
101
99
97
SNR
95
30
35
45
40
50
Sampling Frequency (kHz)
30
35
45
40
50
Sampling Frequency (kHz)
G015
Figure 20. Dynamic Range and SNR vs Sampling
Frequency
G016
Figure 21. Dynamic Range and SNR vs Sampling
Frequency
200
Suspend Current (mA)
200
Suspend Current (mA)
3.3
Figure 19. Dynamic Range and SNR vs Supply Voltage
105
150
100
50
150
100
50
0
0
4
4.5
5
5.5
Supply Voltage (V)
Figure 22. Suspend Current vs Supply Voltage
16
3.2
3.1
Supply Voltage (V)
Figure 18. Dynamic Range and SNR vs Supply Voltage
Dynamic Range and SNR (dB)
103
Submit Documentation Feedback
-40
-20
0
20
40
60
80
100
Free-Air Temperature (°C)
G018
G017
Figure 23. Suspend Current vs Free-Air Temperature
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
General Characteristics (continued)
0
0
-20
-20
-40
-40
Amplitude (dB)
Amplitude (dB)
All specifications at TA = 25°C, VBUS = 5 V, ƒS = 44.1 kHz, ƒIN = 1 kHz, 16-bit data (unless otherwise noted).
-60
-80
-60
-80
-100
-100
-120
-120
-140
-140
0
5
10
15
20
Frequency (kHz)
Figure 24. Output Spectrum (–60 dB, N = 8192)
0
20
40
60
80
100
120
Frequency (kHz)
G019
G020
Figure 25. Output Spectrum (–60 dB, N = 8192)
8 Parameter Measurement Information
All parameters are measured according to the conditions described in Specifications.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
17
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
9 Detailed Description
9.1 Overview
The PCM2704C/5C/6C/7C is a stereo audio digital-to-analog converter (DAC) with USB connection capability
and a S/PDIF digital interface.
The PCM2704C/5C/6C/7C can be used in self-powered and bus-powered modes. These devices meet the
requirements of USB2.0 standard connection. The PCM2704C/5C/6C/7C has digital input from the USB port.
The PCM2704C/5C provides two different paths for the audio data, one of which goes to the digital S/PDIF
output, and the other to the analog output through the DAC. The PCM2706C/7C provides three different paths
for the audio data; to the digital S/PDIF output, to the analog output through the DAC, and leading the audio data
to the I2S digital output (the I2S path is selectable trough FSEL pin 9).
The PCM2704C has 3 external interrupts (HID) which control the Mute, Volume Up, and Volume Down; these
control inputs are active High. The PCM2706C has 7 external interrupts (I2S/HID control is selectable trough
FSEL pin 9) which control the Mute, Volume Up, Volume Down, Next track, Previous track, Play/Pause, and
Stop; these control inputs are active High. The PCM2704C/5C/6C/7C requires a 12-MHz clock, which can be
provided by an external clock or generated by a built-in crystal resonator.
9.2 Functional Block Diagrams
VCCP
VCCL
VCCR
VDD
PGND
AGNDL
AGNDR
DGND
ZGND
Power
Manager
SSPND
5-V to 3.3-V
Voltage Regulator
VBUS
DAC
Control
Endpoint
VOUTR
XCVR
Analog
PLL
VOUTL
USB
Protocol
Controller
USB SIE
VCOM
D+
D-
S/PDIF Encoder
DOUT
EEPROM
FIFO
Buffer
ISO-Out
Endpoint
HID
Endpoint
PSEL
Interface
(1)
Serial Peripheral
Interface
(2)
CK
DT
HOST
HID0/MS
HID1/MC
HID2/MD
TEST0
TEST1
PLL (x 8)
XTI
12 MHz
(1)
Applies to PCM2704CDB
(2)
Applies to PCM2705CDB
96 MHz
Tracker
(SpAct)
XTO
Figure 26. PCM2704C/PCM2705C
18
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
Functional Block Diagrams (continued)
VCCP
VCCL
VCCR
VDD
PGND
AGNDL
AGNDR
DGND
ZGND
Power
Manager
SSPND
5-V to 3.3-V
Voltage Regulator
VBUS
DAC
Control
Endpoint
VOUTR
XCVR
Analog
PLL
VOUTL
USB
Protocol
Controller
USB SIE
VCOM
D+
D-
S/PDIF
Encoder
DOUT
DOUT
FSEL
LRCK
FUNC0
2
BCK
FUNC1
IS
Interface
SYSCK
FUNC2
EEPROM
FIFO
Buffer
DIN
FUNC3
HID3: Next Track
Interface
(1)
CK
DT
HOST
(1)
HID4: Previous Track
HID5: Stop
ISO-Out
Endpoint
(1)
(1)
HID6: Play/Pause
HID
Endpoint
(1)
Serial Peripheral
Interface
(2)
HID0/MS
HID1/MC
HID2/MD
PSEL
TEST
PLL (x 8)
XTI
12 MHz
96 MHz
Tracker
(SpAct)
XTO
(1)
Applies to PCM2706CPJT
(2)
Applies to PCM2707CPJT
Figure 27. PCM2706C/PCM2707C
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
19
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
9.3 Feature Description
9.3.1 Clock and Reset
For both USB and audio functions, the PCM2704C/5C/6C/7C require a 12-MHz (±500 ppm) clock that can be
generated by the onboard oscillator using a 12-MHz crystal resonator. The 12-MHz crystal resonator must be
connected to the XTI pin (pin 28 for the PCM2704C/5C, pin 12 for the PCM2706C/7C) and the XTO pin (pin 1 for
the PCM2704C/5C, pin 13 for the PCM2706C/7C) with one large (1-MΩ) resistor and two small capacitors; the
capacitance of these components depends on the specified load capacitance of the crystal resonator. An
external clock can be supplied from XTI (pin 28 for the PCM2704C/5C, pin 12 for the PCM2706C/7C). If an
external clock is supplied, XTO (pin 1 for the PCM2704C/5C, pin 13 for the PCM2706C/7C) must be left open.
No clock disabling pin is provided; therefore, TI does not recommend to use the external clock supply. SSPND
(pin 27 for the PCM2704C/5C, pin 11 for the PCM2706C/7C) cannot use clock disabling.
The PCM2704C/5C/6C/7C have an internal power-on reset circuit, which works automatically when VDD (pin 7 for
the PCM2704C/5C, pin 21 for the PCM2706C/7C) exceeds 2-V typical (1.6 to 2.4 V), which is equivalent to VBUS
(pin 10 for the PCM2704C/5C, pin 24 for the PCM2706C/7C) exceeding 3-V typical for bus-powered applications.
Approximately 700 μs is required until an internal reset release occurs.
9.3.2 Operation Mode Selection
The PCM2704C/5C/6C/7C have the following mode-select pins.
9.3.2.1 Power Configuration Select/Host Detection
PSEL (pin 4 for the PCM2704C/5C, pin 16 for the PCM2706C/7C) is dedicated to selecting the power source.
This selection affects the configuration descriptor. While in bus-powered operation, the maximum power
consumption from VBUS is determined by the HOST pin (pin 21 for the PCM2704C/5C, pin 3 for the
PCM2706C/7C). For self-powered operation, the HOST pin must be connected to VBUS of the USB bus with a
pulldown resistor to detect attach and detach. (To avoid excessive suspend current, the pulldown should be a
high-value resistor.) Table 1 summarizes the power configuration select options.
Table 1. Power Configuration Select
PSEL
DESCRIPTION
0
Self-powered
1
Bus-powered
HOST
DESCRIPTION
0
Detached from USB (self-powered)/100 mA (bus-powered)
1
Attached to USB (self-powered)/500 mA (bus-powered)
9.3.2.2 Function Select (PCM2706C/7C Only)
FSEL (pin 9) determines the function of the FUNC0 through FUNC3 pins (pins 4, 5, 18, and 19) and DOUT (pin
17). When the I2S interface is required, FSEL must be low. Otherwise, FSEL must be high. Table 2 lists the
functionality of the FUNC0 through FUNC3 pins, based on the FSEL pin.
Table 2. Function Select
FSEL
2
0
Data out (I S)
1
(1)
DOUT
S/PDIF data
FUNC0
FUNC1
2
LRCK (I S)
Next track (HID)
FUNC2
2
2
BCK (I S)
(1)
Previous track (HID)
SYSCK (I S)
(1)
Stop (HID)
(1)
FUNC3
Data in (I2S)
Play/pause (HID)
(1)
Valid on the PCM2706C only; no function assigned on the PCM2707C.
9.3.3 DAC
The PCM2704C/5C/6C/7C have a DAC that uses an oversampling technique with 128-ƒS, second-order, multi-bit
noise shaping. This technique provides extremely-low quantization noise in the audio band, and the built-in
analog low-pass filter removes the high-frequency components of the noise-shaping signal. The DAC analog
outputs, VOUTL and VOUTR , are sent through the headphone amplifier and can provide 12 mW at 32 Ω as well as
1.8 VPP into a 10-kΩ load.
20
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
9.3.4 Digital Audio Interface: S/PDIF Output
The PCM2704C/5C/6C/7C employ S/PDIF output. Isochronous-out data from the host are encoded to S/PDIF
output DOUT, as well as to DAC analog outputs VOUTL and VOUTR. The interface format and timing follow the
IEC-60958 standard. Monaural data are converted to the stereo format at the same data rate. S/PDIF output is
not supported in the I2S I/F enable mode. The implementation of this feature is optional.
NOTE
It is the responsibility of the user to determine whether or not to implement this feature in
the end application.
9.3.4.1 Channel Status Information
Channel status information is fixed, and includes consumer application, PCM mode, copyright, and digital/digital
converter data. All other bits are fixed as 0s, except for the sample frequency, which is set automatically
according to the data received through the USB.
9.3.4.2 Copyright Management
Digital audio data output is always encoded as original with SCMS control. Only one generation of digital
duplication is allowed.
9.3.5 Digital Audio Interface: I2S Interface Output (PCM2706C/7C)
The PCM2706C and PCM2707C can support the I2S interface, which is enabled by the FSEL pin (pin 9). In the
I2S interface-enabled mode, pins 4, 18, 19, 5, and 17 are assigned as DIN, SYSCK, BCK, LRCK, and DOUT,
respectively. These pins provide digital output/input data in the 16-bit I2S format, which is also accepted by the
internal DAC. Figure 1, Figure 2, and Figure 3 show the I2S interface format and timing. Audio Interface Timing
Characteristics and Audio Clock Timing Characteristics list the audio interface timing and audio clock timing
characteristics, respectively.
9.3.6 Descriptor Data Modification
The descriptor data can be modified through the I2C port by external ROM (PCM2704C/6C) or through the SPI
port by an SPI host such as an MCU (PCM2705C/7C) under a particular configuration of the PSEL and HOST
pins. Setting both the PSEL and the HOST pins high is necessary to modify the descriptor data; the D+ pin
pullup resistor must not be activated before programming the descriptor data through the external ROM or SPI
port is completed. The descriptor data must be sent from an external ROM to the PCM2704C/6C or from the SPI
host to the PCM2705C/7C in LSB first format, with a specified byte order. Additionally, the power attribute and
max power contents must be consistent with the PSEL setting and the power usage from the USB VBUS of the
end application. Therefore, the device does not support descriptor data modification in self-powered configuration
(PSEL = low).
9.3.7 External ROM Descriptor (PCM2704C/6C)
The PCM2704C/6C support an external ROM interface to override internal descriptors. Pin 3 (for the
PCM2704C) or pin 15 (for the PCM2706C) is assigned as DT (serial data), and pin 2 (for the PCM2704C) or pin
14 (for the PCM2706C) is assigned as CK (serial clock) of the I2C interface when using the external ROM
descriptor. Descriptor data are transferred from the external ROM to the PCM2704C/6C through the I2C interface
the first time when the device is activated after a power-on reset. Before completing a read of the external ROM,
the PCM2704C/6C reply with NACK for any USB command request from the host to the device itself. The
descriptor data, which can be in the external ROM, must meet these parameters:
• String descriptors must be described in ANSI ASCII code (1 byte for each character).
• String descriptors are converted automatically to unicode strings for transmission to the host.
• The device address of the external ROM is fixed as 0xA0.
The data bits must be sent from LSB to MSB on the I2C bus. This condition means that each byte of data must
be stored with its bits in reverse order. A read operation is performed at a frequency of XTI/384 (approximately
30 kHz). The power attribute and max power contents must be consistent with the end application circuit
configuration (the PSEL setting and the actual power usage from VBUS of the USB connector); otherwise, it may
cause improper or unexpected PCM2704C/6C operation.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
21
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
The data must be stored from address 0x00 and must consist of 57 bytes, according to these listed parameters:
• Vendor ID (2 bytes)
• Product ID (2 bytes)
• Product string (16 bytes in ANSI ASCII code)
• Vendor string (32 bytes in ANSI ASCII code)
• Power attribute (1 byte)
• Max power (1 byte)
• Auxiliary HID usage ID in report descriptor (3 bytes)
Figure 28 shows the timing for an external ROM read operation. Table 3 summarizes the timing characteristics.
DT
CK
1-7
8
9
1-8
9
1-8
9
9
Device Address
R/W
ACK
DATA
ACK
DATA
ACK
NACK
S
P
R/W: Read operation if ‘1’; otherwise, Write operation
ACK: Acknowledgement of a byte if ‘0’
DATA: 8 bits (1 byte)
NACK: No acknowledgement if ‘1’
Start
Condition
Stop
Condition
Figure 28. External ROM Read Operation
Table 3. External ROM Read Operation Characteristics
22
M
M
M
S
S
M
S
M
S
M
M
S
Device address
R/W
ACK
DATA
ACK
DATA
ACK
...
NACK
P
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
9.3.8 External ROM Example
External ROM data (sample set)
0xBB, 0x08, 0x04, 0x27,
0x50, 0x72, 0x6F, 0x64, 0x75, 0x63, 0x74, 0x20, 0x73, 0x74, 0x72, 0x69, 0x6E, 0x67, 0x73, 0x2E,
0x56, 0x65, 0x6E, 0x64, 0x6F, 0x72, 0x20, 0x73, 0x74, 0x72, 0x69, 0x6E, 0x67, 0x73, 0x20, 0x61,
0x72, 0x65, 0x20, 0x70, 0x6C, 0x61, 0x63, 0x65, 0x64, 0x20, 0x68, 0x65, 0x72, 0x65, 0x2E, 0x20,
0x80,
0x7D,
0x0A, 0x93, 0x01
Explanation
Data are stored beginning at address 0x00
Vendor ID: 0x08BB
Product ID: 0x2704
Product string: Product strings (16 bytes)
Vendor string: Vendor strings are placed here (32 bytes, 31 visible characters are followed by 1 space).
Power attribute (bmAttribute): 0x80 (bus-powered)
Max power (maxPower): 0x7D (250 mA)
Auxiliary HID usage ID: 0x0A, 0x93, 0x01 (AL A/V capture)
Note that the data bits must be sent from LSB to MSB on the I2C bus. Therefore, each data byte must be stored
with its bits in reverse order.
9.3.9 Serial Programming Interface (PCM2705C/7C)
The PCM2705C/7C supports a SPI to program the descriptor and to set the HID state. External ROM Descriptor
(PCM2704C/6C) describes descriptor data. Figure 5 shows the SPI timing; SPI Timing Characteristics lists the
respective timing characteristics.
Figure 29 shows the SPI write timing sequence.
(1) Single Write Operation
16 Bits
MS
MC
MD
MSB
LSB
MSB
(2) Continuous Write Operation
16 Bits ? N Frames
MS
MC
MD
MSB
LSB
MSB
N Frames
LSB
MSB
LSB
Figure 29. SPI Write Operation
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
23
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
9.3.10 USB Host Interface Sequence
9.3.10.1 Power-On, Attach, and Playback Sequence
The PCM2704C/5C/6C/7C are ready for setup when the reset sequence has finished and the USB bus is
attached. After a connection has been established (through the setup process), the PCM2704C/5C/6C/7C are
ready to accept USB audio data. While waiting for the audio data (that is, the device is in an idle state), the
analog output is set to bipolar zero (BPZ).
Upon receiving the audio data, the PCM2704C/5C/6C/7C stores the first audio packet in the internal storage
buffer. The packet contains 1 ms of audio data. The PCM2704C/5C/6C/7C start playing the audio data after
detecting the next subsequent start-of-frame (SOF) packet. Figure 30 shows the initial operation sequence for
the device.
3.3 V (typ)
VDD
2.0 V (typ)
0V
Bus Reset
First Audio Data
Set Configuration
Second Audio Data
Bus Idle
D+ / DSOF
SOF
SOF
SSPND
BPZ
VOUTL
VOUTR
Device Setup
700 ms
1 ms
Internal Reset
Ready for Setup
Ready for Playback
Figure 30. Initial Sequence
9.3.10.2 Play, Stop, and Detach Sequence
When the host finishes or aborts playback, the PCM2704C/5C/6C/7C stop playing after the last audio data output
is complete. Figure 31 shows the play, stop, and detach sequence.
24
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
VBUS
Audio Data
Audio Data
Last Audio Data
D+ / DSOF
SOF
SOF
SOF
SOF
VOUTL
VOUTR
1 ms
Detach
Figure 31. Play, Stop, and Detach Sequence
9.3.10.3 Suspend and Resume Sequence
The PCM2704C/5C/6C/7C enter a suspended state after the USB bus has been in a constant idle state for
approximately 5 ms. While the PCM2704C/5C/6C/7C are in this suspended state, the SSPND flag (pin 27 for the
PCM2704C/5C, pin 11 for the PCM2706C/7C) is asserted. The PCM2704C/5C/6C/7C wake up immediately
when detecting a non-idle state on the USB bus. Figure 32 shows the operating sequence for the suspend and
resume process.
Idle
D+ / D-
SSPND
5 ms
Suspend
VOUTL
VOUTR
Active
Active
2.5 ms
Figure 32. Suspend and Resume
9.3.11 Operating Environment
For current information on the PCM2704C/2705C/2706C/2707C operating environments, see the Updated
Operating Environments for PCM270X, PCM290X Applications application report, SLAA374, available through
the TI website at www.ti.com.
9.4 Device Functional Modes
The PCM2903C is a USB-controlled device. The PCM2903C is a digital-to-analog converter (DAC), with digital
input (that goes to a D/A converter) and analog output, alongside the digital path to USB and S/PDIF and I2S
(only in PCM2706C/7C). A wider explanation of these operational modes is shown in Feature Description.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
25
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
9.5 Programming
9.5.1 USB Interface
Control data and audio data are transferred to the PCM2704C/5C/6C/7C through the D+ pin (pin 9 for the
PCM2704C/5C, pin 23 for the PCM2706C/7C) and D– pin (pin 8 for the PCM2704C/5C, pin 22 for the
PCM2706C/7C). D+ should be pulled up with a 1.5-kΩ (±5%) resistor. To avoid back voltage in self-powered
operation, the device must not provide power to the pullup resistor on D+ while VBUS of the USB port is inactive.
All data to/from the PCM2704C/5C/6C/7C are transferred at full speed. Table 4 shows the information that is
provided in the device descriptor. Some parts of the device descriptor can be modified through external ROM
(PCM2704C/6C) or SPI (PCM2705C/7C).
Table 4. Device Descriptor
DEVICE DESCRIPTOR
DESCRIPTION
USB revision
1.1 compliant
Device class
0x00 (device defined interface level)
Device subclass
0x00 (not specified)
Device protocol
0x00 (not specified)
Max packet size for endpoint 0
8 bytes
Vendor ID
0x08BB (default value, can be modified)
Product ID
0x27C4/0x27C5/0x27C6/0x27C7 (These values correspond to the model number, and the value can
be modified.)
Device release number
1.0 (0x0100)
Number of configurations
1
Vendor strings
BurrBrown from Texas Instruments (default value, can be modified)
Product strings
USB AUDIO
Serial number
Not supported
DAC (default value, can be modified)
Table 5 shows the information contained in the configuration descriptor. Some parts of the configuration
descriptor can be modified through external ROM (PCM2704C/6C) or SPI (PCM2705C/7C).
Table 5. Configuration Descriptor
CONFIGURATION DESCRIPTOR
DESCRIPTION
Interface
Three interfaces
Power attribute
0x80 or 0xC0 (bus-powered or self-powered, depending on PSEL; no remote wake up. This value can
be modified.)
Max power
0x0A, 0x32, or 0xFA (20 mA for self-powered, 100 mA or 500 mA for bus-powered, depending on
PSEL and HOST. This value can be modified.)
Table 6 shows the information contained in the string descriptor. Some parts of the string descriptor can be
modified through external ROM (PCM2704C/6C) or SPI (PCM2705C/7C).
Table 6. String Descriptor
STRING DESCRIPTOR
26
DESCRIPTION
0
0x0409
1
BurrBrown from Texas Instruments (default value, can be modified)
2
USB AUDIO
Submit Documentation Feedback
DAC (default value, can be modified)
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
9.5.1.1 Device Configuration
Figure 33 shows the USB audio function topology. The PCM2704C/5C/6C/7C have three interfaces. Each
interface is enabled by different alternative settings.
Endpoint #0
Default
Endpoint
FU
Endpoint #2
(I/F #1)
IT
TID1
OT
TID2
Audio Streaming
Interface
Analog Out
UID3
Standard Audio Control Interface (I/F #0)
Endpoint #5
(I/F #2)
HID Interface
PCM2704C/5C/6C/7C
Figure 33. USB Audio Function Topology
9.5.1.2 Interface Number 0 (Default/Control Interface)
Interface number 0 is the control interface. Setting number 0 is the only possible setting for interface number 0.
Setting number 0 describes the standard audio control interface. The audio control interface consists of a
terminal. The PCM2704C/5C/6C/7C have three terminals:
• Input terminal (IT number 1) for isochronous-out stream
• Output terminal (OT number 2) for audio analog output
• Feature unit (FU number 3) for DAC digital attenuator
Input terminal number 1 is defined as a USB stream (terminal type 0x0101). Input terminal number 1 can accept
two-channel audio streams consisting of left and right channels. Output terminal number 2 is defined as a
speaker (terminal type 0x0301). Feature unit number 3 supports these sound control features:
• Volume control
• Mute control
The built-in digital volume controller can be manipulated by an audio-class-specific request from 0 to –64 dB in
steps of 1 dB. Changes are made by incrementing or decrementing one step (that is, 1 dB) for every 1 / ƒS time
interval, until the volume level reaches the requested value. Each channel can be set to a separate value. The
master volume control is not supported. A request to the master volume is stalled and ignored. The built-in digital
mute controller can be manipulated by an audio-class-specific request. A master mute control request is
acceptable. A mute control request to an individual channel is stalled and ignored. The digital volume control
does not affect either the S/PDIF or I2S outputs (PCM2706C/7C only).
9.5.1.3 Interface Number 1 (Isochronous-Out Interface)
Interface number 1 is for the audio-streaming data-out interface. Interface number 1 has the alternative settings
described in Table 7. Alternative setting number 0 is the zero-bandwidth setting. All other alternative settings are
operational settings.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
27
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
Table 7. Interface Number 1 Parameters
ALTERNATIVE
SETTING
DATA FORMAT
00
TRANSFER
MODE
SAMPLING RATE
(kHz)
Zero bandwidth
01
16-bit
Stereo
2's complement (PCM)
Adaptive
32, 44.1, 48
02
16-bit
Mono
2's complement (PCM)
Adaptive
32, 44.1, 48
9.5.1.4 Interface Number 2 (HID Interface)
Interface number 2 is the interrupt-data-in interface. The HID consumer control device consists of interface
number 2. Alternative setting number 0 is the only possible setting for interface number 2.
On the HID device descriptor, eight HID items are reported for any model, in any configuration.
9.5.1.4.1 HID Items Reported
9.5.1.4.1.1 Basic HID Operation
Interface number 2 can report these three key statuses for any model. These statuses can be set by the HID0
through HID2 pins (PCM2704C/6C) or the SPI port (PCM2705C/7C).
• Mute (0xE2)
• Volume up (0xE9)
• Volume down (0xEA)
9.5.1.4.1.2 Extended HID Operation (PCM2705/6/7)
By using the FUNC0 through FUNC3 pins (PCM2706C) or the SPI port (PCM2705C/7C), these additional
conditions can be reported to the host.
• Play/Pause (0xCD)
• Stop (0xB7)
• Previous (0xB6)
• Next (0xB5)
9.5.1.4.1.3 Auxiliary HID Status Report (PCM2705C/7C)
One additional HID status can be reported to the host though the SPI port. This status flag is defined by SPI
command or external ROM. This definition must be described as on the report descriptor with a three-byte usage
ID. AL A/V Capture (0x0193) is assigned as the default value for this status flag.
9.5.1.5 Endpoints
The PCM2704C/5C/6C/7C has three endpoints:
• Control endpoint (EP number 0)
• Isochronous-out audio data-stream endpoint (EP number 2)
• HID endpoint (EP number 5)
The control endpoint is a default endpoint. The control endpoint controls all functions of the
PCM2704C/5C/6C/7C by standard USB request and USB audio-class-specific request from the host. The
isochronous-out audio data-stream endpoint is an audio sink endpoint that receives the PCM audio data. The
isochronous-out audio data-stream endpoint accepts the adaptive transfer mode. The HID endpoint is an
interrupt-in endpoint. The HID endpoint reports HID status every 10 ms.
The HID endpoint is defined as a consumer-control device. The HID function is designed as an independent
endpoint from the isochronous-out endpoint. This configuration means that the effect of HID operation depends
on the host software. Typically, the HID function controls the primary audio-out device.
28
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
9.6 Register Maps
9.6.1 SPI Register (PCM2705C/7C)
NOTE
Contents of the power attribute and max power must be consistent with the actual
application circuit configuration (the PSEL setting and the actual power usage from VBUS
of the USB connector); otherwise, it may cause improper or unexpected PCM2705C/7C
operation.
Figure 34. SPI Register Description
15
0
14
0
13
0
12
0
11
ST
10
0
9
ADDR
8
0
7
D0
6
D1
5
D2
4
D3
3
D4
2
D5
1
D6
0
D7
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 8. SPI Register Field Descriptions (1)
Bit
Type
Reset
Description
ST
Determines the function of the lower 8-bit data. Table 9 summarizes the
functionality of ST and ADDR bit combinations.
0: HID status write
1: Descriptor ROM data write
9
ADDR
Starts write operation for internal descriptor reprogramming (active high)
This bit resets the descriptor ROM address counter and indicates that subsequent
words should be ROM data (described in External ROM Example). 456 bits of ROM
data must be continuously followed after this bit has been asserted. The data bits
must be sent from LSB (D0) to MSB (D7).
To set ADDR high, ST must be set low. Note that the lower 8 bits are still active as an
HID status write when ST is set low.
7
D0
ST = 0 (HID status write); Reports extended command status to the host (active high)
ST = 1 (ROM data write); Internal descriptor ROM data, D0:LSB
6
D1
ST = 0 (HID status write); Reports play/pause HID status to the host (active high)
ST = 1 (ROM data write); Internal descriptor ROM data
5
D2
ST = 0 (HID status write); Reports stop HID status to the host (active high)
ST = 1 (ROM data write); Internal descriptor ROM data
4
D3
ST = 0 (HID status write); Reports previous-track HID status to the host (active high)
ST = 1 (ROM data write); Internal descriptor ROM data
3
D4
ST = 0 (HID status write); Reports next-track HID status to the host (active high)
ST = 1 (ROM data write); Internal descriptor ROM data
2
D5
ST = 0 (HID status write); Reports volume-down HID status to the host (active high)
ST = 1 (ROM data write); Internal descriptor ROM data
1
D6
ST = 0 (HID status write); Reports volume-up HID status to the host (active high)
ST = 1 (ROM data write); Internal descriptor ROM data
0
D7
ST = 0 (HID status write); Reports MUTE HID status to the host (active high)
ST = 1 (ROM data write); Internal descriptor ROM data, D7:MSB
11
(1)
Field
D[7:0] – Function of the lower 8 bits depends on the value of the ST (B11) bit.
Table 9. Functionality of ST and ADDR Bit Combinations
ST
ADDR
0
0
HIS status write
0
1
HIS status write and descriptor ROM address reset
1
0
Descriptor ROM data write
1
1
Reserved
Copyright © 2015, Texas Instruments Incorporated
FUNCTION
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
29
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
10 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
10.1 Application Information
The PSEL allows the device to configure for bus-powered mode (High) or self-powered mode (Low). The HOST
pin configures the maximum current consumption of the device during bus-powered mode (low: 100 mA, high:
500 mA), or can be used as host detector during self-powered mode. The SSPND flag notifies when the USB
input is idle for at least 5 ms; this flag can be used to control or notify subsequent circuits. The device descriptor
can be modified by using an external ROM (PCM2704C/6C) or through the SPI port (PCM2705C/7C); this
descriptor programming function is only available when PSEL and HOST are high. More functional details can be
found in USB Interface.
10.2 Typical Application
10.2.1 Typical Circuit Connection 1: USB Speaker
Figure 35 shows a typical circuit connection for an internal-descriptor, bus-powered, 500-mA application.
30
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
Typical Application (continued)
X1
C1
C2
R1
External ROM
(Optional)
PCM2704CDB
(3)
1
XTO
2
CK
3
DT
XTI
28
SSPND
27
TEST0
26
TEST1
25
SUSPEND
SCL
SDA
R9
S/PDIF OUT
(2)
4
PSEL
5
DOUT
HID2/MD
24
6
DGND
HID1/MC
23
7
VDD
HID0/MS
22
8
D-
HOST
9
D+
VCCP
20
10
VBUS
PGND
19
11
ZGND
VCOM
18
12
AGNDL
AGNDR
17
13
VCCL
VCCR
16
14
VOUTL
VOLUMER2
USB ‘B’
Connector
VOLUME+
C7
R3
D-
(2)
R4
D+
VBUS
(3)
C3
GND
C6
(1)
VOUTR
(1)
MUTE
21
C4
C8
+
C5
C9
+
15
C13
+
C11
C12
+
+
C10
C14
TPA200x
Power Amp
R5
R6
R7
R8
NOTE: X1: 12-MHz crystal resonator. C1, C2: 10- to 33-pF capacitors (depending on load capacitance of crystal resonator). C3to C7: 1-μF
ceramic capacitors. C8: 10-μF electrolytic capacitor. C9, C10: 100-μF electrolytic capacitors (depending on tradeoff between required
frequency response and discharge time for resume). C11, C12: 0.022-μF ceramic capacitors. C13, C14: 1-μF electrolytic capacitors. R1: 1-MΩ
resistor. R2, R9: 1.5-kΩ resistors. R3, R4: 22-Ω resistors. R5, R6: 16-Ω resistors. R7, R8: 330-Ω resistors (depending on tradeoff between
required THD performance and pop-noise level for suspend).
(1) Output impedance of VOUTL and VOUTR during suspended mode or lack of power supply is 26 kΩ ±20%, which is the discharge path for
C9 and C10.
(2) Descriptor programming through external ROM is only available when PSEL and HOST are high.
(3) External ROM power can be supplied from VCCP, but any other active component must not use VCCP, VCCL, VCCR, or VDD as a power
source.
Figure 35. Bus-Powered Application
NOTE
The circuit shown in Figure 35 is for information only. The entire board design should be
considered to meet the USB specification as a USB-compliant product.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
31
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
Typical Application (continued)
10.2.1.1 Design Requirements
For this design example, use the parameters listed in Table 10.
Table 10. Design Parameters
DESIGN PARAMETER
EXAMPLE VALUE
Input voltage range
4.35 V to 5.25 V (USB power)
Current
500 mA (Bus-Powered Max power)
Input clock frequency
11.994 MHz to 12.006 MHz
10.2.1.2 Detailed Design Procedure
The PCM2704C/5C/6C/7C is a simple design device that can connect directly to a USB port. Only a 3.3-V
external regulator is needed (in self-powered mode), and an external ROM for the descriptor programming
function (PCM2704C/6C). The switches connected to the HID ports must be normally open. TI recommends
placing an output filter such as the one shown in Figure 35. The PCM2704C/5C/6C/7C requires decoupling
capacitors on the voltage source pins.
10.2.1.3 Application Curves
For the application curves, see the graphs listed in Table 11.
Table 11. Table of Graphs
FIGURE
DAC Digital Interpolation Filter
Frequency Response
DAC Analog Low-Pass Filter
Frequency Response
32
Submit Documentation Feedback
Frequency Response
Figure 6
Passband Ripple
Figure 7
Passband Characteristics
Figure 8
Stop Band Characteristics
Figure 9
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
10.2.2 Typical Circuit Connection 2: Remote Headphone
Figure 36 shows a typical circuit connection for a bus-powered, 100-mA headphone with seven HIDs.
C9
Headphone
+
+
C11
R5
C3
C6
C12
C10
R7
R6
R8
R9
R10
C4
26
25
VCCL
ZGND+
(1)
(1)
27
AGNDL
2
28
VOUTL
1
29
VOUTR
(3)
VCCP
30
VCCR
PGND
31
VCOM
C5
32
AGNDR
+
24
23
(2)
6
19
8
VOLUME-
9
10
11
12
13
14
15
16
(2)
PSEL
7
DT
HID2/MD
20
CK
VOLUME+
HID0/MS
HID1/MC
21
PCM2706CPJT
5
XTO
MUTE
4
XTI
NEXT TRACK
FUNC0
SSPND
PLAY/PAUSE
22
TEST
FUNC3
3
FSEL
HOST
USB ‘B’
Connector
R2
18
17
VBUS
VBUS
R3
D+
D+
D-
D-
VDD
R4
DGND
GND
C8
C7
FUNC1
PREVIOUS TRACK
FUNC2
STOP
DOUT
External ROM
(Optional)
(3)
SCL
SUSPEND
R11
SDA
R1
X1
C1
C2
NOTE: X1: 12-MHz crystal resonator. C1, C2: 10- to 33-pF capacitors (depending on load capacitance of crystal resonator). C3 to C5, C7, C8:
1-μF ceramic capacitors. C6: 10-μF electrolytic capacitor. C9, C10: 100-μF electrolytic capacitors (depending on required frequency response).
C11, C12: 0.022-μF ceramic capacitors. R1: 1-MΩ resistor. R2, R11: 1.5-kΩ resistors. R3, R4: 22-Ω resistors. R5, R6: 16-Ω resistors. R7 to R10:
3.3-kΩ resistors.
(1) Output impedance of VOUTL and VOUTR during suspend mode or lack of power supply is 26 kΩ ±20%, which is the discharge path for C9
and C10.
(2) Descriptor programming through external ROM is only available when PSEL and HOST are high.
(3) External ROM power can be supplied from VCCP, but any other active component must not use VCCP, VCCL, VCCR, or VDD as a power
source.
Figure 36. Bus-Powered Application
NOTE
The circuit shown in Figure 36 is for information only. The entire board design should be
considered to meet the USB specification as a USB-compliant product.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
33
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
10.2.2.1 Design Requirements
For this design example, use the parameters listed in Table 12.
Table 12. Design Parameters
DESIGN PARAMETER
EXAMPLE VALUE
Input voltage range
4.35 V to 5.25 V (USB power)
Current
100 mA (Bus-Powered Max power)
Input clock frequency
11.994 MHz to 12.006 MHz
10.2.2.2 Detailed Design Procedure
A general detailed design procedure is explained in Detailed Design Procedure.
10.2.2.3 Application Curves
For the application curves, see the graphs listed in Table 11.
34
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
10.2.3 Typical Circuit Connection 3: DSP Surround Processing Amplifier
Figure 37 shows a typical circuit connection for an I2S- and SPI-enabled self-powered application.
C8
Headphone
+
+
C3
C6
C10
C11
R6
R7
C9
R8
R9
R10
R11
C4
27
26
25
VCCL
ZGND+
(1)
(1)
28
AGNDL
2
29
VOUTL
1
VCCR
(3)
30
VOUTR
+
I S I/F
Audio Device
PGND
VCCP
31
VCOM
(4)
2
32
R2
24
23
(2)
MD
HID2/MD
6
19
7
18
8
(2)
HID1/MC
20
PSEL
HID0/MS
MC
21
PCM2707CPJT
5
DT
MS
4
CK
FUNC0
XTO
LRCK
XTI
FUNC3
22
SSPND
DIN
3
TEST
HOST
FSEL
TAS300x
C5
AGNDR
+
17
USB ‘B’
Connector
(3)
VBUS
VBUS
R3
D+
D+
DVDD
DGND
(3)
DR4
(3)
R12
C7
GND
FUNC1
FUNC2
DOUT
BCK
SYSTEM CLOCK
DOUT
9
10
11
12
13
14
15
16
SUSPEND
R5
R1
X1
Power
3.3 V
C1
C2
GND
NOTE: X1: 12-MHz crystal resonator. C1, C2: 10- to 33-pF capacitors (depending on load capacitance of crystal resonator). C3, C4: 1-μF
ceramic capacitors. C5, C7: 0.1-μF ceramic capacitor and 10-μF electrolytic capacitor. C6: 10-μF electrolytic capacitors. C8, C9: 100-μF
electrolytic capacitors (depending on required frequency response). C10, C11: 0.022-μF ceramic capacitors. R1, R12: 1-MΩ resistors. R2, R5:
1.5-kΩ resistors. R3, R4: 22-Ω resistors. R6, R7: 16-Ω resistors. R8to R11: 3.3-kΩ resistors.
(1) Output impedance of VOUTL and VOUTR during suspend mode or lack of power supply is 26 kΩ ±20%, which is the discharge path for C8
and C9.
(2) Descriptor programming through SPI is only available when PSEL and HOST are high.
(3) D+ pullup must not be activated (high: 3.3 V) while the device is detached from USB or power supply is not applied on VDD and VCCx.
VBUS of USB (5 V) can be used to detect USB power status.
(4) MS must be high until the PCM2707C power supply is ready and the SPI host (the DSP) is ready to send data. Also, the SPI host must
handle the D+ pullup if the descriptor is programmed through the SPI. D+ pullup must not be activated (high = 3.3 V) before programming of
the PCM2707C through the SPI is complete.
Figure 37. Self-Powered Application
NOTE
The circuit shown in Figure 37 is for information only. The entire board design should be
considered to meet the USB specification as a USB-compliant product.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
35
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
10.2.3.1 Design Requirements
For this design example, use the parameters listed in Table 13.
Table 13. Design Parameters
DESIGN PARAMETER
EXAMPLE VALUE
Input voltage range
3 V to 3.6 V
Current
100 mA
Input clock frequency
11.994 MHz to 12.006 MHz
10.2.3.2 Detailed Design Procedure
A general detailed design procedure is explained in Detailed Design Procedure.
10.2.3.3 Application Curves
For the application curves, see the graphs listed in Table 11.
36
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
11 Power Supply Recommendations
The voltage source required to power the PCM2704C/5C/6C/7C must be between 3 V and 3.6 V for proper
operation (self-powered mode). TI recommends placing a decoupling capacitor in every voltage source pin. This
helps filter lower frequency power supply noise. Place these decoupling capacitors as close as possible to the
PCM2704C/5C/6C/7C.
12 Layout
12.1 Layout Guidelines
The decoupling capacitors must be as close as possible to the PCM2704C/5C/6C/7C pins. TI recommends
placing an output filter such as the one shown in Detailed Design Procedure. The PCM2704C/5C/6C/7C is a low
power device, so there is no need for a special heat sink PCB design.
12.2 Layout Example
SUSPEND
HID controls
16Ω
Clock hardware for
built-in resonator
10uF
1uF
100uF
0.022uF
330Ω
1uF
1uF
VOUT L
10pF-33pF
1MΩ
Decoupling capacitors as
close as possible to de IC
PCM2704C/5C
12MHz
10pF-33pF
1uF
100uF
VOUT R
330Ω
0.022uF
16Ω
1.5KΩ
1uF
22Ω
22Ω
1uF
DD+
VBUS
GND
S/PDIF OUT
SCL
SDA
1.5KΩ
1uF
USB port
Connection to ground plane
Connection to power VBUS
Top layer traces
Top layer ground plane
Figure 38. Layout Example 1
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
37
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
0.022uF
100uF
3.3KΩ
3.3KΩ
16Ω
Layout Example (continued)
VOUT R
VOUT L
3.3KΩ
100uF
16Ω
3.3KΩ
0.022uF
10uF
1uF
Decoupling capacitors as
close as possible to de IC
1uF
USB port
1uF
HID controls
VBUS
D+
DGND
22Ω
1uF
22Ω
PLAY/PAUSE
NEXT TRACK
MUTE
VOLUME+
VOLUMEPREVIOUS TRACK
STOP
PCM2706C
1.5KΩ
1uF
S/PDIF OUT
1.5KΩ
SUSPEND
SCL
SDA
1MΩ
Clock hardware for
built-in resonator
12MHz
10pF-33pF
Connection to ground
Bottom layer
External ROM
(Optional)
10pF-33pF
Top layer
Top layer ground plane
Figure 39. Layout Example 2
38
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PCM2704C, PCM2705C, PCM2706C, PCM2707C
www.ti.com
SBFS036B – MAY 2015 – REVISED AUGUST 2015
0.022uF
100uF
3.3KΩ
3.3KΩ
16Ω
Layout Example (continued)
VOUT R
VOUT L
3.3KΩ
100uF
16Ω
3.3KΩ
0.022uF
1uF
Decoupling capacitors as
close as possible to de IC
1uF
3.3KΩ
10uF
I2S I/F Audio
Device
VBUS
D+
DGND
22Ω
10uF
DIN
LRCK
MS
MC
MD
22Ω
PCM2707C
0.1uF
USB port
BCK
DOUT
System Clock
1.5KΩ
SUSPEND
1MΩ
Clock hardware for
built-in resonator
12MHz
10pF-33pF
Connection to ground
Bottom layer
Top layer
10pF-33pF
Connection to power 3.3 V
Top layer ground plane
Figure 40. Layout Example 3
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
39
PCM2704C, PCM2705C, PCM2706C, PCM2707C
SBFS036B – MAY 2015 – REVISED AUGUST 2015
www.ti.com
13 Device and Documentation Support
13.1 Documentation Support
13.1.1 Related Documentation
For related documentation, see the Updated Operating Environments for PCM270x, PCM290x Applications,
SLAA374.
13.2 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 14. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
PCM2704C
Click here
Click here
Click here
Click here
Click here
PCM2705C
Click here
Click here
Click here
Click here
Click here
PCM2706C
Click here
Click here
Click here
Click here
Click here
PCM2707C
Click here
Click here
Click here
Click here
Click here
13.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
13.4 Trademarks
SpAct, E2E are trademarks of Texas Instruments.
System Two Cascade is a trademark of Audio Precision, Inc.
Audio Precision is a registered trademark of Audio Precision, Inc.
All other trademarks are the property of their respective owners.
13.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
13.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
14 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
40
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: PCM2704C PCM2705C PCM2706C PCM2707C
PACKAGE OPTION ADDENDUM
www.ti.com
9-Mar-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
PCM2704CDB
ACTIVE
SSOP
DB
28
50
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-25 to 85
PCM2704C
PCM2704CDBR
ACTIVE
SSOP
DB
28
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-25 to 85
PCM2704C
PCM2705CDB
ACTIVE
SSOP
DB
28
50
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-25 to 85
PCM2705C
PCM2705CDBR
ACTIVE
SSOP
DB
28
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-25 to 85
PCM2705C
PCM2706CPJT
ACTIVE
TQFP
PJT
32
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-25 to 85
PCM2706C
PCM2706CPJTR
ACTIVE
TQFP
PJT
32
1000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-25 to 85
PCM2706C
PCM2707CPJTR
LIFEBUY
TQFP
PJT
32
1000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-25 to 85
PCM2707C
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
