TLV320AIC3120IRHBR

Product Folder Order Now Technical Documents Tools & Software Support & Community TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 TLV320AIC3120 Low-Power Mono Audio Codec With Embedded miniDSP and Mono Class-D Speaker Amplifier 1 Device Overview 1.1 Features 1 • Mono Audio DAC With 95-dB SNR • Mono Audio ADC With 90-dB SNR • Supports 8-kHz to 192-kHz Separate DAC and ADC Sample Rates • Instruction-Programmable Embedded miniDSP • Mono Class-D BTL Speaker Driver (2.5 W Into 4 Ω or 1.6 W Into 8 Ω) Output • Mono Headphone/Lineout Outputs • One Differential or Three Single-Ended Inputs With Mixing and Level Control • Microphone With Bias, Preamp PGA, and AGC • Built-in Digital Audio Processing Blocks (PRB) With User-Programmable Biquad, FIR Filters, and DRC • Bass Boost/Treble/EQ With up to Five Biquads for Record and up to Six Biquads for Playback 1.2 • • Applications Portable Audio Devices Mobile Internet Devices 1.3 • Digital Mixing Capability • Pin Control or Register Control for Digital Playback Volume Control Settings • Programmble PLL for Flexible Clock Generation • I2S, Left-Justified, Right-Justified, DSP, and TDM Audio Interfaces • I2C Control With Register Auto-Increment • Full Power-Down Control • Power Supplies: – Analog: 2.7 V–3.6 V – Digital Core: 1.65 V–1.95 V – Digital I/O: 1.1 V–3.6 V – Class-D: 2.7 V–5.5V (SPKVDD ≥ AVDD) • 5-mm × 5-mm 32-QFN Package • • eBooks Adaptive Filtering Applications Description The TLV320AIC3120 device is a low-power, highly integrated, high-performance codec which features a mono audio DAC and mono audio ADC. The TLV320AIC3120 device features a high-performance audio codec with 24-bit mono playback and mono record functionality. The device integrates several analog features, such as a microphone interface, headphone drivers, and speaker drivers. The TLV320AIC3120 device has a fully programmable miniDSP for digital audio processing. The digital audio data format is programmable to work with popular audio standard protocols (I2S, left-justified and right-justified) in master, slave, DSP, and TDM modes. Bass boost, treble, or EQ are supported by the programmable digital signal-processing blocks (PRB). An onchip PLL provides the high-speed clock needed by the digital signal-processing block. The volume level is controlled either by pin control or by register control. The audio functions are controlled using the I2C serial bus. The TLV320AIC3120 device is available in a 32-pin VQFN package. Device Information(1) PART NUMBER TLV320AIC3120 PACKAGE VQFN (32) BODY SIZE (NOM) 5.00 mm × 5.00 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. 1 An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA. TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 1.4 www.ti.com Functional Block Diagram SPKVDD SPKVDD VOL/ MICDET SPKVSS 2 V/2.5 V/AVDD P1/R46 MICBIAS SPKVSS 7-Bit ADC HPVDD P1/R33–R34 P0/R117 AVSS AVDD De-Pop and SoftStart Volume-Control Register P0/R116 Audio Output Stage Power Management RC CLK Analog Attenuation 0 dB to –78 dB and Mute (0.5-dB Steps / Nonlinear) P1/R38 MIX Class-D Speaker Driver SPKP SPKP SPKM SPKM HPVSS P1/R42 GPIO GPIO1 6 dB to 24 dB (6-dB Steps) 2 I C P1/R30 SDA SCL Analog Attenuation 0 dB to –78 dB and Mute (0.5-dB Steps / Nonlinear) P1/R36 MIX Class A/B Headphone/Lineout Driver P1/R40 HPOUT P1/R31 0 dB to 9 dB (1-dB Steps) MIX P0/R63 S DAC MIC1RP Mono DAC P1/R47 0 to 59.5 dB (0.5-dB steps) MIC1LP S P1/R48 Selectable Gain/Input Impedance L Data Digital Vol 24 dB to miniDSP Mute Processing Blocks P0/R64 D-S DAC MIC1LP MIC1RP Note: Normally, MCLK is PLL input; however, BCLK and GPIO1 can also be PLL input. R Data (L + R)/2 Data Mono ADC P0/R82–R83 D-S ADC Digital Vol –12..20 dB Step = 0.5 dB miniDSP L Data Processing Blocks AGC P0/R86–R93 MIC1LM VCOM S SDOUT WCLK Digtal Mic Interface DVSS BCLK Data P1/R49 DVDD Digital Audio Processing and Serial Interface MCLK SDIN Clock Input CM Selectable P1/R50 Gain/Input Impedance PLL Note: Digital Mic Clock and Data routed to GPIO1 and DIN pins. P0/R51 and R54 IOVDD OSC RESET RC CLK IOVSS B0205-06 Copyright © 2016, Texas Instruments Incorporated 2 Device Overview Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table of Contents 1 2 3 4 Device Overview ......................................... 1 Parameter Measurement Information .............. 19 Detailed Description ................................... 20 Features .............................................. 1 1.2 Applications ........................................... 1 7.1 Overview 1.3 Description ............................................ 1 7.2 Functional Block Diagram ........................... 21 1.4 Functional Block Diagram ............................ 2 7.3 Feature Description Revision History ......................................... 3 Device Comparison ..................................... 5 Pin Configuration and Functions ..................... 6 7.4 Register Map ........................................ 81 Pin Attributes ......................................... 6 4.1 5 6 7 1.1 ............................................ 8 Absolute Maximum Ratings .......................... 8 ESD Ratings .......................................... 8 Recommended Operating Conditions ................ 8 Thermal Information .................................. 9 Electrical Characteristics ............................. 9 Power Dissipation Ratings .......................... 11 I2S, LJF, and RJF Timing in Master Mode .......... 11 I2S, LJF, and RJF Timing in Slave Mode ........... 11 DSP Timing in Master Mode ........................ 11 DSP Timing in Slave Mode ......................... 12 I2C Interface Timing ................................. 12 Typical Characteristics .............................. 15 Specifications 5.1 5.2 5.3 5.4 5.5 5.6 5.7 5.8 5.9 5.10 5.11 5.12 8 ............................................ ................................. 20 21 Application and Implementation ................... 150 ............................ 8.1 Application Information 8.2 Typical Application ................................. 150 150 9 Power Supply Recommendations ................. 152 10 Layout ................................................... 153 10.1 Layout Guidelines .................................. 153 10.2 Layout Example .................................... 153 11 Device and Documentation Support .............. 154 11.1 Receiving Notification of Documentation Updates. 154 11.2 Community Resources............................. 154 11.3 Trademarks ........................................ 154 11.4 Electrostatic Discharge Caution 11.5 Glossary............................................ 154 ................... 154 12 Mechanical Packaging and Orderable Information ............................................. 154 12.1 Packaging Information ............................. 154 2 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision B (August 2016) to Revision C • Page Added: Page 0 / Register 51 (0x33): GPIO1 In/Out Pin Control .............................................................. 93 Changes from Revision A (May 2012) to Revision B • • • • • • • • • • • • • • • • Page Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section........................................... 1 Deleted SPRVDD and SPRVSS pins from the Pin Functions table ........................................................... 6 Changed references to SPLVDD in Typical Performance graphs to SPKVDD ............................................. 15 Added Power-Supply Sequence section to the Device Initialization section ................................................ 21 Added the reference to the PGA Gain Versus Input Impedance table in the MICBIAS and Microphone Preamplifier section ................................................................................................................. 26 Changed SDIN terminal to DIN in Figure 7-16 .................................................................................. 39 Changed Section 7.3.12.1.2 diagrams for PRB_P2/5/8/10/13/15/18/21/24/25 to reflect that the DRC_HPF filter cannot be bypassed when the DRC is turned off .............................................................................. 45 Added sequence for inserting a beep in the middle of an already-playing signal and note text following script in the Key-Click Functionality With Digital Sine-Wave Generator (PRB_P25) section........................................ 58 Changed references of HPLOUT to HPOUT in Section 7.3.12.12.1 section ................................................ 62 Added PRB modes text to note for Page 0 / Register 20 ...................................................................... 86 Added PRB modes text to Page 0 / Register 21. Also added Page 0 / Register 21 programmed value note .......... 86 Added D(3:0) note to Page 0 / Register 22 ...................................................................................... 86 Changed last line to "10111-11000: Reserved. Do not use." "11001: DAC Signal Processing Block PRB_P25" "11010-11111: Reserved. Do not use." .......................................................................................... 94 Changed values in Page 0 / Register 69 (0x45): DRC Control 2 ............................................................. 97 Changed Page 0, Register 70, bit D3-D0 decay rate value for 0000 from DR = 1.5625e–3 to DR = 0.015625 ........ 98 Switched D1 and D0 descriptions so that D1 is for SP and D0 is for HP in Page 1 / Register 30 table ............... 105 Revision History Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 3 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 • • Changed Page 1 / Register 40, D1 to reserved ............................................................................... 107 Changed references to TLV320AIC3111 device to the TLV320AIC3120 device throughout the REGISTER MAP section .............................................................................................................................. 122 Changes from Original (February 2010) to Revision A • • • • • • • • • • • • • • • • • • 4 www.ti.com Page Added PGA Gain table to data sheet ............................................................................................. 26 Added PRB_P25 and values to Table 7-20. ..................................................................................... 44 Added Section 7.3.12.1.2.9 and Signal Chain with beep generator image .................................................. 46 Added section Section 7.3.12.7 after Interrupts section ....................................................................... 57 Added D6-D0 to the Register Value columns, and changed the Analog Attenuation columns to Analog Gain ........ 61 Added table note to Analog Volume Control for Headphone and Speaker Outputs (for D7 = 1) table .................. 61 Changed "page 0 / register 44" to " page 1 / register 44" in Headphone Drivers section ................................ 62 Changed max AOSR values in Clock Distribution Tree image from 1023, 1024 to 255, 256. ............................ 67 Changed PLL conditions under Equation 10 and Equation 11 ................................................................ 71 Added Timer section ................................................................................................................ 72 Deleted the Page 0 / Register 71–Page 0 / Register 80 table and added Beep Generator bit registers from SLAS659A (Page 0 / Register 71–80). ........................................................................................... 98 Modified Page 0 / Register 80 title from Page 0 / Register 80-115: Reserved to Page 0 / Register 80: Reserved. ... 99 Corrected values in Description column for bits D6–D0 of Page 0 / Register 83 ......................................... 100 Changed Bit D0 = 1 to Reserved. ............................................................................................... 106 Deleted references to Analog Volume Control (D7 = 0) table from Page 1 / Register 36 and Page 1 / Register 38 107 Changed Added table note following Page 1 / Register 40 .................................................................. 107 Deleted one of the table notes from Page 1/ Register 48 and Page 1 / Register 49 ..................................... 109 Deleted one of the table notes from Page 1/ Register 48 and Page 1 / Register 49 ..................................... 109 Revision History Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 3 Device Comparison Table 3-1. Device Features Comparison TLV320AIC3100 TLV320AIC3110 TLV320AIC3111 TLV320AIC3120 DACs FUNCTION 2 2 2 1 ADCs 1 1 1 1 Inputs / Outputs 3/3 3/4 3/4 3/2 Resolution (Bits) 16, 20, 24, 32 16, 20, 24, 32 16, 20, 24, 32 16, 20, 24, 32 Control Interface I2C I2C I2C I2C LJ, RJ, I2S, TDM, DSP LJ, RJ, I2S, TDM, DSP LJ, RJ, I2S, TDM, DSP LJ, RJ, I2S, TDM, DSP Digital Audio Interface Number of Digital Audio Interfaces Speaker Amplifier Type 1 1 1 1 Mono Differential Class-D Stereo Differential Class-D Stereo Differential Class-D Mono Differential Class-D Configurable miniDSP No No Yes Yes Headphone Driver Yes Yes Yes Yes Device Comparison Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 5 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 4 Pin Configuration and Functions SPKVDD SPKVSS SPKM DVSS AVDD 24 25 SPKP SPKVDD SPKVSS SPKM RHB Package (Top View) 23 22 21 20 19 18 17 16 AVSS HPVDD 28 13 MIC1LP HPVSS 29 12 MICBIAS NC 30 11 VOL/MICDET RESET 31 10 SCL 9 SDA GPIO1 32 1 2 3 4 5 6 7 8 MCLK MIC1RP BCLK 14 WCLK 27 DIN HPOUT DOUT MIC1LM DVDD 15 IOVDD 26 IOVSS SPKP P0048-15 4.1 Pin Attributes Pin Functions PIN NAME NO. AVDD 17 AVSS BCLK I/O DESCRIPTION - Analog power supply 16 - Analog ground 7 I/O DIN 5 I Audio serial data input DOUT 4 O Audio serial data output DVDD 3 - Digital power – digital core DVSS 18 - Digital ground GPIO1 32 I/O General-purpose input and output pin and multifunction pin HPOUT 27 O Mono headphone and line driver output NC 30 O No connection HPVDD 28 - Headphone/line driver and PLL power HPVSS 29 - Headphone/line driver and PLL ground IOVDD 2 - Interface power IOVSS 1 - Interface ground External master clock Audio serial bit clock MCLK 8 I MICBIAS 12 O MIC1LM 15 I Microphone/line input routed to M or P input mixer MIC1LP 13 I Microphone/line input routed to P input mixer and left output mixer MIC1RP 14 I Microphone/line input routed to P input mixer and left/right output mixer RESET 31 I Device reset SCL 10 I/O 6 I2C control bus clock input Pin Configuration and Functions Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Pin Functions (continued) PIN NAME SDA NO. I/O DESCRIPTION 9 I/O I2C control-bus data input SPKM 19, 23 I/O Cass-D speaker driver inverting output SPKP 22, 26 - Class-D speaker driver noninverting output SPKVDD 21, 24 - Class-D speaker driver power supply SPKVSS 20, 25 - Class-D speaker driver power-supply ground VOL/MICDET 11 I Volume control or microphone detection WCLK 6 I/O Audio serial word clock Pin Configuration and Functions Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 7 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 5 Specifications 5.1 Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted) (1) MIN MAX UNIT AVDD to AVSS –0.3 3.9 V DVDD to DVSS –0.3 2.5 V HPVDD to HPVSS –0.3 3.9 V SPKVDD to SPKVSS –0.3 6 V IOVDD to IOVSS –0.3 3.9 V Digital input voltage IOVSS – 0.3 IOVDD + 0.3 V Analog input voltage AVSS – 0.3 AVDD + 0.3 V –40 85 °C 105 °C 150 °C (TJ Max – TA) / RθJA °C 35 °C/W Operating temperature Junction temperature (TJ Max) Storage temperature, Tstg –55 Power dissipation RθJA Thermal impedance (with thermal pad soldered to board) (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 5.2 ESD Ratings VALUE Electrostatic discharge V(ESD) (1) (2) Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) ±2000 Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) ±1000 UNIT V JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. 5.3 Recommended Operating Conditions over operating free-air temperature range (unless otherwise noted) MIN NOM MAX AVDD (1) Referenced to AVSS (2) 2.7 3.3 3.6 DVDD Referenced to DVSS (2) HPVDD Power-supply voltage SPKVDD (1) IOVDD 1.65 1.8 1.95 Referenced to HPVSS (2) 2.7 3.3 3.6 Referenced to SPKVSS (2) 2.7 Referenced to IOVSS (2) 1.1 Speaker impedance Resistance applied across class-D ouput pins (BTL) Headphone impedance AC coupled to RL Analog audio full-scale input voltage AVDD = 3.3 V, single-ended Mono line output load impedance AC coupled to RL MCLK (3) Master clock frequency IOVDD = 3.3 V SCL SCL clock frequency TA Operating free-air temperature VI (1) (2) (3) 8 UNIT V 5.5 3.3 3.6 4 Ω 16 Ω 0.707 VRMS 10 –40 kΩ 50 MHz 400 kHz 85 °C To minimize battery-current leakage, the SPKVDD voltage level must not be below the AVDD voltage level. All grounds on board are tied together, so they must not differ in voltage by more than 0.2-V maximum for any combination of ground signals. By use of a wide trace or ground plane, ensure a low-impedance connection between HPVSS and DVSS. The maximum input frequency must be 50 MHz for any digital pin used as a general-purpose clock. Specifications Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com 5.4 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Thermal Information TLV320AIC3120 THERMAL METRIC (1) RHB (VQFN) UNIT 32 PINS RθJA Junction-to-ambient thermal resistance 32.7 °C/W RθJC(top) Junction-to-case (top) thermal resistance 23.2 °C/W RθJB Junction-to-board thermal resistance 6.6 °C/W ψJT Junction-to-top characterization parameter 0.3 °C/W ψJB Junction-to-board characterization parameter 6.5 °C/W Junction-to-case (bottom) thermal resistance 2 °C/W RθJC(bot) (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report. 5.5 Electrical Characteristics At 25°C, AVDD = HPVDD = IOVDD = 3.3 V, SPKVDD = 3.6V, DVDD = 1.8 V, fS (audio) = 48 kHz, CODEC_CLKIN = 256 × fS, PLL = Off, VOL/MICDET pin disabled (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT INTERNAL OSCILLATOR-RC_CLK Oscillator frequency 8.2 MHz VOLUME CONTROL PIN (ADC); VOL/MICDET pin enabled Input voltage range VOL/MICDET pin configured as volume control (page 0 / register 116, bit D7 = 1 and page 0 / register 67, bit D7 = 0) 0.5 x AVDD 0 Input capacitance 2 Volume control steps V pF 128 Steps 0.707 VRMS AUDIO ADC Microphone Input to ADC, 984-Hz Sine-Wave Input, fS = 48 kHz, AGC = OFF SNR THD+N THD Input signal level (0-dB) MIC with R1 = 20 kΩ (page 1 / register 48 and register 49, bits D7-D6) Signal-to-noise ratio fS = 48 kHz, 0-dB PGA gain, MIC input ac-shorted to ground; measured as idlechannel noise, A-weighted (1) (2) 91 dB Dynamic range fS = 48 kHz, 0-dB PGA gain, MIC input 1 kHz at –60-dBFS input applied, referenced to 0.707-VRMS input, A-weighted (1) (2) 91 dB Total harmonic distortion + noise fS = 48 kHz, 0-dB PGA gain, MIC input 1 kHz at –2 dBFS input applied, referenced to 0.707-VRMS input –85 Total harmonic distortion fS = 48 kHz, 0-dB PGA gain, MIC input 1 kHz at –2 dBFS input applied, referenced to 0.707-VRMS input –91 dB Input capacitance MIC input 2 pF 80 –70 dB Microphone Bias Page 1 / register 46, bits D1–D0 = 10 2.25 2.5 2.75 Voltage output V Page 1 / register 46, bits D1–D0 = 01 2 At 4-mA load current, page 1 / register 46, bits D1–D0 = 10 (MICBIAS = 2.5 V) 5 At 4-mA load current, page 1 / register 46, bits D1–D0 = 01 (MICBIAS = 2 V) 7 Voltage regulation mV Audio ADC Digital Decimation Filter Characteristics See Section 7.3.10.4.4 for audio ADC decimation filter characteristics. DAC HEADPHONE OUTPUT, AC-coupled load = 16 Ω (single-ended), driver gain = 0 dB, parasitic capacitance = 30 pF Full-scale output voltage (0 dB) Output common-mode setting = 1.65 V SNR Signal-to-noise ratio Measured as idle-channel noise, A-weighted (1) 0.707 THD Total harmonic distortion 0-dBFS input –85 –65 dB THD+N Total harmonic distortion + noise 0-dBFS input –82 –60 dB (2) Mute attenuation PSRR PO (1) (2) (3) Power-supply rejection ratio (3) Maximum output power Ripple on HPVDD (3.3 V) = 200 mVp-p at 1 kHz 80 VRMS 95 dB 87 dB –62 dB RL = 32 Ω, THD+N = –60 dB 20 RL = 16 Ω, THD+N = –60 dB 60 mW Ratio of output level with 1-kHz full-scale sine-wave input, to the output level with the inputs short-circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer. All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values. DAC to headphone-out PSRR measurement is calculated as PSRR = 20 × log(ΔVHPOUT / ΔVHPVDD). Specifications Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 9 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Electrical Characteristics (continued) At 25°C, AVDD = HPVDD = IOVDD = 3.3 V, SPKVDD = 3.6V, DVDD = 1.8 V, fS (audio) = 48 kHz, CODEC_CLKIN = 256 × fS, PLL = Off, VOL/MICDET pin disabled (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT DAC LINEOUT (HP Driver in Lineout Mode) SNR Signal-to-noise ratio Measured as idle-channel noise, A-weighted 95 dB THD Total harmonic distortion 0-dBFS input, 0-dB gain –86 dB THD+N Total harmonic distortion + noise 0-dBFS input, 0-dB gain –83 dB DAC Digital Interpolation Filter Characteristics See Section 7.3.12.1.4 for DAC interpolation filter characteristics. DAC Output to Class-D SPEAKER OUTPUT; Load = 4 Ω (Differential), 50 pF SPKVDD = 3.6 V, BTL measurement, DAC input = 0 dBFS, CM = 1.8 V, class-D gain = 6 dB, THD = –16.5 dB 2.3 SPKVDD = 3.6 V, BTL measurement, DAC input = –2 dBFS, CM = 1.8 V, class-D gain = 6 dB, THD = –20 dB 2.1 Output voltage VRMS Output, common-mode SPKVDD = 3.6 V, BTL measurement, DAC input = mute, class-D gain = 6 dB 1.8 V SNR Signal-to-noise ratio SPKVDD = 3.6 V, BTL measurement, class-D gain = 6 dB, measured as idle-channel noise, A-weighted (with respect to full-scale output value of 2.3 VRMS) (1) (2) 88 dB THD Total harmonic distortion –65 dB –63 dB –44 dB 110 dB SPKVDD = 3.6 V, BTL measurement, CM = 1.8 V, class-D gain = 18 dB, THD = 10% 1 W SPKVDD = 4.3 V, BTL measurement, CM = 1.8 V, class-D gain = 18 dB, THD = 10% 1.5 W SPKVDD = 5.5 V, BTL measurement, CM = 1.8 V, class-D gain = 18 dB, THD = 10% 2.5 W SPKVDD = 3.6 V, BTL measurement, DAC input = 0 dBFS, CM = 1.8 V, class-D gain = 6 dB, THD = –16.5 dB 2.2 VRMS SPKVDD = 3.6 V, BTL measurement, DAC input = –2 dBFS, CM = 1.8 V, class-D gain = 6 dB, THD = –20 dB 2.1 VRMS Output, common-mode SPKVDD = 3.6 V, BTL measurement, DAC input = mute, class-D gain = 6 dB 1.8 V Signal-to-noise ratio SPKVDD = 3.6 V, BTL measurement, class-D gain = 6 dB, measured as idle-channel noise, A-weighted (with respect to full-scale output value of 2.2 VRMS) 87 dB THD Total harmonic distortion SPKVDD = 3.6 V, BTL measurement, DAC input = –6 dBFS, CM = 1.8 V, class-D gain = 6 dB –67 dB THD+N Total harmonic distortion + noise SPKVDD = 3.6 V, BTL measurement, DAC input = –6 dBFS, CM = 1.8 V, class-D gain = 6 dB –66 dB SPKVDD = 3.6 V, BTL measurement, ripple on SPKVDD = 200 mVp-p at 1 kHz –44 dB 110 dB THD+N Total harmonic distortion + noise SPKVDD = 3.6 V, BTL measurement, DAC input = –6 dBFS, CM = 1.8 V, class-D gain = 6 dB PSRR Power-supply rejection ratio (4) SPKVDD = 3.6 V, BTL measurement, ripple on SPKVDD = 200 mVp-p at 1 kHz Mute attenuation PO Maximum output power DAC OUTPUT to CLASS-D SPEAKER OUTPUT; Load = 8 Ω (Differential), 50 pF Output voltage SNR PSRR Power-supply rejection ratio (4) Mute attenuation SPKVDD = 3.6 V, BTL measurement, CM = 1.8 V, class-D gain = 18 dB, THD = 10% PO Maximum output power 0.7 SPKVDD = 4.3 V, BTL measurement, CM = 1.8 V, class-D gain = 18 dB, THD = 10% 1 SPKVDD = 5.5 V, BTL measurement, CM = 1.8 V, class-D gain = 18 dB, THD = 10% 1.6 Output-stage leakage current for direct SPKVDD = 4.3 V, device is powered down (power-up-reset condition) battery connection W 80 nA ADC and DAC POWER CONSUMPTION For ADC and DAC power consumption based per selected processing block, see Section 7.3.9. DIGITAL INPUT/OUTPUT Logic family VIH VIL CMOS IIH = 5 µA, IOVDD = 1.6 V 0.7 × IOVDD IIH = 5 µA, IOVDD = 1.6 V IOVDD IIL = 5 µA, IOVDD = 1.6 V –0.3 0.3 × IOVDD Logic Level V IIL = 5 µA, IOVDD = 1.6 V VOH IOH = 2 TTL loads VOL IOL = 2 TTL loads 0 0.8 × IOVDD 0.1 × IOVDD Capacitive load (4) 10 10 pF DAC to speaker-out PSRR is a differential measurement calculated as PSRR = 20 × log(ΔVSPK(P + M) / ΔVSPKVDD). Specifications Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Power Dissipation Ratings (1) 5.6 This data was taken using 2-oz. (0,071-mm thick) trace and copper pad that is soldered to a JEDEC high-K, standard 4-layer 3-inch × 3-inch (7,62-cm × 7,62-cm) PCB. (1) Power Rating at 25°C Derating Factor Power Rating at 70°C Power Rating at 85°C 2.3 W 28.57 mW/°C 1W 0.6 W Maximum power dissipation is TJMAX – TA) / RθJA 5.7 I2S, LJF, and RJF Timing in Master Mode All specifications at 25°C, DVDD = 1.8 V. Note: All timing specifications are measured at characterization but not tested at final test. See Figure 5-1. IOVDD = 1.1 V PARAMETER MIN IOVDD = 3.3 V MAX MIN UNIT MAX td(WS) WCLK delay 45 20 ns td(DO-WS) WCLK to DOUT delay (for LJF mode only) 45 20 ns td(DO-BCLK) BCLK to DOUT delay 20 ns ts(DI) DIN setup 8 6 th(DI) DIN hold 8 6 tr Rise time 25 10 ns tf Fall time 25 10 ns 5.8 45 ns ns I2S, LJF, and RJF Timing in Slave Mode All specifications at 25°C, DVDD = 1.8 V. Note: All timing specifications are measured at characterization but not tested at final test. See Figure 5-2. IOVDD = 1.1 V PARAMETER MIN IOVDD = 3.3 V MAX MIN UNIT MAX tH(BCLK) BCLK high period 35 35 ns tL(BCLK) BCLK low period 35 35 ns ts(WS) WCLK setup 8 6 ns th(WS) WCLK hold 8 td(DO-WS) WCLK to DOUT delay (for LJF mode only) 45 20 ns td(DO-BCLK) BCLK to DOUT delay 45 20 ns ts(DI) DIN setup 8 6 th(DI) DIN hold 8 6 tr Rise time 4 4 ns tf Fall time 4 4 ns 5.9 6 ns ns ns DSP Timing in Master Mode All specifications at 25°C, DVDD = 1.8 V. Note: All timing specifications are measured at characterization but not tested at final test. See Figure 5-3. PARAMETER IOVDD = 1.1 V MIN IOVDD = 3.3 V MAX MIN 45 MAX UNIT td(WS) WCLK delay td(DO-BCLK) BCLK to DOUT delay ts(DI) DIN setup 8 8 ns th(DI) DIN hold 8 8 ns tr Rise time 25 10 ns tf Fall time 25 10 ns 45 20 ns 20 ns Specifications Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 11 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 5.10 DSP Timing in Slave Mode All specifications at 25°C, DVDD = 1.8 V. Note: All timing specifications are measured at characterization but not tested at final test. See Figure 5-4. IOVDD = 1.1 V PARAMETER MIN IOVDD = 3.3 V MAX MIN MAX UNIT tH(BCLK) BCLK high period 35 35 ns tL(BCLK) BCLK low period 35 35 ns ts(WS) WCLK setup 8 8 ns th(WS) WCLK hold 8 8 ns td(DO-BCLK) BCLK to DOUT delay ts(DI) DIN setup 8 8 ns th(DI) DIN hold 8 8 ns tr Rise time 4 4 ns tf Fall time 4 4 ns 45 20 ns 5.11 I2C Interface Timing All specifications at 25°C, DVDD = 1.8 V. Note: All timing specifications are measured at characterization.See Figure 5-5. Standard Mode PARAMETER MIN TYP Fast Mode MAX MIN 100 0 TYP MAX fSCL SCL clock frequency 0 tHD;STA Hold time (repeated) START condition. After this period, the first clock pulse is generated. 4 0.8 μs tLOW LOW period of the SCL clock 4.7 1.3 μs tHIGH HIGH period of the SCL clock 4 0.6 μs tSU;STA Setup time for a repeated START condition tHD;DAT Data hold time: for I2C bus devices tSU;DAT Data set-up time tr SDA and SCL rise time 1000 20 + 0.1Cb 300 ns tf SDA and SCL fall time 300 20 + 0.1Cb 300 ns tSU;STO Set-up time for STOP condition tBUF Bus free time between a STOP and START condition Cb Capacitive load for each bus line 12 4.7 0 400 UNIT 0.8 3.45 250 0 kHz μs 0.9 100 μs ns 4 0.8 μs 4.7 1.3 μs 400 Specifications 400 pF Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 WCLK tr td(WS) BCLK td(DO-WS) tf td(DO-BCLK) DOUT tS(DI) th(DI) DIN T0145-08 Figure 5-1. I2S/LJF/RJF Timing in Master Mode WCLK tr th(WS) tS(WS) tH(BCLK) BCLK td(DO-WS) tL(BCLK) td(DO-BCLK) tf DOUT tS(DI) th(DI) DIN T0145-09 2 Figure 5-2. I S/LJF/RJF Timing in Slave Mode Specifications Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 13 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com WCLK td(WS) td(WS) tf BCLK tr td(DO-BCLK) DOUT tS(DI) th(DI) DIN T0146-07 Figure 5-3. DSP Timing in Master Mode WCLK tS(WS) tS(WS) th(WS) th(WS) tf tL(BCLK) BCLK tr td(DO-BCLK) tH(BCLK) DOUT tS(DI) th(DI) DIN T0146-08 Figure 5-4. DSP Timing in Slave Mode SDA tBUF tLOW tr tHIGH tf tHD;STA SCL tHD;STA tSU;DAT tHD;DAT STO STA tSU;STO tSU;STA STA STO T0295-02 2 Figure 5-5. I C Interface Timing Diagram 14 Specifications Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 5.12 Typical Characteristics 5.12.1 Audio ADC Performance 20 20 AVDD = HPVDD = 3.3 V IOVDD = SPKVDD = 3.3 V DVDD = 1.8 V AVDD = HPVDD = 3.3 V IOVDD = SPKVDD = 3.3 V DVDD = 1.8 V 0 −20 −20 −40 −40 Amplitude − dBFS Amplitude − dBFS 0 −60 −80 −100 −60 −80 −100 −120 −120 −140 −140 −160 −160 0 5 10 15 0 20 5 10 15 20 f − Frequency − kHz f − Frequency − kHz G002 G001 Figure 5-6. Amplitude vs Frequency FFT – ADC Idle Channel Differential Added Text for Spacing Figure 5-7. Amplitude vs Frequency FFT – ADC Single-Ended Input 20 20 AVDD = HPVDD = 3.3 V IOVDD = SPKVDD = 3.3 V DVDD = 1.8 V AVDD = HPVDD = 3.3 V IOVDD = SPKVDD = 3.3 V DVDD = 1.8 V 0 −20 −20 −40 −40 Amplitude − dBFS Amplitude − dBFS 0 −60 −80 −100 −60 −80 −100 −120 −120 −140 −140 −160 −160 0 5 10 15 20 0 5 f − Frequency − kHz 10 15 20 f − Frequency − kHz G003 G004 Figure 5-8. Amplitude vs Frequency FFT – ADC Differential Input Figure 5-9. Amplitude vs Frequency FFT – ADC Idle Channel, Single-Ended 0 100 AVDD = HPVDD = 3.3 V IOVDD = SPKVDD = 3.3 V DVDD = 1.8 V −10 Diff = 10k 90 −30 85 −40 80 SNR − dB Amplitude − dBFS −20 95 −50 −60 SE = 10k 70 65 −80 60 −90 55 0 50 100 150 200 50 −10 f − Frequency − kHz SE = 20k SE = 40k 0 10 20 30 40 50 60 70 80 Channel Gain − dB G005 Figure 5-10. Amplitude vs Frequency Diff = 40k 75 −70 −100 Diff = 20k G006 Figure 5-11. SNR vs PGA Channel Gain Specifications Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 15 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 0 0 −20 −20 −40 −40 Amplitude − dBFS Amplitude − dBFS 5.12.2 DAC Performance −60 −80 −100 −60 −80 −100 −120 −120 −140 −140 −160 −160 0 5 10 15 20 0 5 f − Frequency − kHz 10 15 20 f − Frequency − kHz G023 G026 Figure 5-12. Amplitude vs Frequency FFT - DAC to Line Output Figure 5-13. Amplitude vs Frequency FFT - DAC to Headphone Output THD+N − Total Harmonic Distortion + Noise − dB 0 −10 HPVDD = 2.7 V CM = 1.35 V −20 −30 −40 HPVDD = 3 V CM = 1.5 V −50 HPVDD = 3.3 V CM = 1.65 V −60 HPVDD = 3.6 V CM = 1.8 V −70 IOVDD = 3.3 V DVDD = 1.8 V Gain = 9 dB RL = 16 Ω −80 −90 −100 0.00 0.02 0.04 0.06 0.08 0.10 PO − Output Power − W 0.12 0.14 G025 Figure 5-14. Total Harmonic Distortion + Noise vs Output Power Headphone Output Power 16 Specifications Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 5.12.3 Class-D Speaker Driver Performance −10 −20 0 AVDD = HPVDD = 3.3 V IOVDD = 3.3 V SPKVDD = 5.5 V DVDD = 1.8 V RL = 4 Ω Driver Gain = 24 dB −30 Driver Gain = 18 dB −40 Driver Gain = 12 dB −50 Driver Gain = 6 dB −60 −70 0.0 THD+N − Total Harmonic Distortion + Noise − dB THD+N − Total Harmonic Distortion + Noise − dB 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 PO − Output Power − W −60 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 G011 Figure 5-16. Total Harmonic Distortion + Noise vs Output Power Class-D Speaker-Driver Output Power (RL = 4 Ω) THD+N − Total Harmonic Distortion + Noise − dB THD+N − Total Harmonic Distortion + Noise − dB AVDD = 3.3 V HPVDD = 3.3 V IOVDD = 3.3 V DVDD = 1.8 V Driver Gain = 18 dB RL = 4 Ω −50 0 Driver Gain = 18 dB Driver Gain = 24 dB Driver Gain = 12 dB −50 Driver Gain = 6 dB −60 −70 0.0 SPKVDD = 4.3 V SPKVDD = 5.5 V −40 G010 AVDD = HPVDD = 3.3 V IOVDD = 3.3 V SPKVDD = 5.5 V DVDD = 1.8 V RL = 8 Ω −30 −40 SPKVDD = 3.6 V −30 PO − Output Power − W 0 −20 −20 −70 0.0 4.0 Figure 5-15. Total Harmonic Distortion + Noise vs Output Power Max Class-D Speaker-Driver Output Power (RL = 4 Ω) −10 SPKVDD = 3.3 V −10 0.5 1.0 1.5 2.0 PO − Output Power − W 2.5 SPKVDD = 3.3 V −10 −20 SPKVDD = 3.6 V −30 −40 AVDD = 3.3 V HPVDD = 3.3 V IOVDD = 3.3 V DVDD = 1.8 V Driver Gain = 18 dB RL = 8 Ω −50 −60 −70 0.0 0.5 1.0 1.5 2.0 PO − Output Power − W G012 Figure 5-17. Total Harmonic Distortion + Noise vs Output Power Max Class-D Speaker-Driver Output Power (RL = 8 Ω) SPKVDD = 4.3 V SPKVDD = 5.5 V 2.5 3.0 G013 Figure 5-18. Total Harmonic Distortion + Noise vs Output Power Class-D Speaker-Driver Output Power (RL = 8 Ω) Specifications Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 17 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 0 0 −20 −20 −40 −40 Amplitude − dBFS Amplitude − dBFS 5.12.4 Analog Bypass Performance H −60 −80 −100 −60 −80 −100 −120 −120 −140 −140 −160 −160 0 5 10 15 20 0 5 f − Frequency − kHz 10 15 20 f − Frequency − kHz G024 G027 Figure 5-19. Amplitude vs Frequency FFT - Line-In Bypass to Line Output 5.12.5 MICBIAS Performance H Figure 5-20. Amplitude vs Frequency FFT - Line-In Bypass to Headphone Output 3.5 3.0 Micbias = AVDD (3.3 V) V − Voltage − V 2.5 Micbias = 2.5 V 2.0 Micbias = 2 V 1.5 1.0 0.5 0.0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 I − Current − mA G016 Figure 5-21. Voltage vs Current MICBIAS 18 Specifications Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 6 Parameter Measurement Information All parameters are measured according to the conditions described in Section 5. Parameter Measurement Information Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 19 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 7 Detailed Description 7.1 Overview The TLV320AIC3120 device is a highly integrated mono-audio DAC and mono ADC for portable computing, communication, and entertainment applications. A register-based architecture eases integration with microprocessor-based systems through standard serial-interface buses. This device supports the two-wire I2C bus interface which provides full register access. All peripheral functions are controlled through these registers and the onboard state machines. The TLV320AIC3120 device consists of the following blocks: • Microphone interfaces (analog and digital) • Audio codec (mono ADC and mono DAC) • AGC and DRC • Two miniDSP digital signal-processing blocks (record and playback paths) • Mono headphone and lineout amplifier • Class-D mono amplifier for 4-Ω or 8–Ω speakers • Pin-controlled or register-controlled volume level • Power-down de-pop and power-up soft start • Analog inputs • I2C control interface • Power-down control block Following a toggle of the RESET pin or a software reset, the device operates in the default mode. The I2C interface is used to write to the control registers to configure the device. The I2C address assigned to the TLV320AIC3120 device is 001 1000. This device always operates in an I2C slave mode. This device always operates in an I2C slave mode. All registers are 8-bit, and all writable registers have read-back capability. The device auto-increments to support sequential addressing and can be used with the I2C fast mode. When the device is reset, all appropriate registers are updated by the host processor to configure the device as needed by the user. 20 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com 7.2 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Functional Block Diagram SPKVDD SPKVDD VOL/ MICDET SPKVSS 2 V/2.5 V/AVDD P1/R46 MICBIAS SPKVSS 7-Bit ADC HPVDD P1/R33–R34 P0/R117 AVSS AVDD De-Pop and SoftStart Volume-Control Register P0/R116 Audio Output Stage Power Management RC CLK Analog Attenuation 0 dB to –78 dB and Mute (0.5-dB Steps / Nonlinear) P1/R38 MIX Class-D Speaker Driver SPKP SPKP SPKM SPKM HPVSS P1/R42 GPIO GPIO1 6 dB to 24 dB (6-dB Steps) SDA 2 I C P1/R30 SCL Analog Attenuation 0 dB to –78 dB and Mute (0.5-dB Steps / Nonlinear) P1/R36 MIX Class A/B Headphone/Lineout Driver P1/R40 HPOUT P1/R31 0 dB to 9 dB (1-dB Steps) MIX P0/R63 S DAC MIC1RP Mono DAC P1/R47 0 to 59.5 dB (0.5-dB steps) MIC1LP S P1/R48 Selectable Gain/Input Impedance L Data Digital Vol 24 dB to miniDSP Mute Processing Blocks P0/R64 D-S DAC MIC1LP MIC1RP Note: Normally, MCLK is PLL input; however, BCLK and GPIO1 can also be PLL input. R Data (L + R)/2 Data Mono ADC P0/R82–R83 D-S ADC Digital Vol –12..20 dB Step = 0.5 dB miniDSP L Data Processing Blocks AGC P0/R86–R93 MIC1LM VCOM S SDOUT WCLK Digtal Mic Interface DVSS BCLK Data P1/R49 DVDD Digital Audio Processing and Serial Interface MCLK SDIN Clock Input CM Selectable P1/R50 Gain/Input Impedance PLL Note: Digital Mic Clock and Data routed to GPIO1 and DIN pins. P0/R51 and R54 IOVDD OSC RESET RC CLK IOVSS B0205-06 Copyright © 2016, Texas Instruments Incorporated 7.3 7.3.1 Feature Description Power-Supply Sequence The TLV320AIC3120 requires multiple power supply rails for operation. All the power rails must be powered up for the device to operate at the fullest potention. The following is the recommended power-up sequencing for proper operation: 1. Power up SPKVDD 2. Power up IOVDD 3. Power up DVDD shortly after IOVDD 4. Power up AVDD and HPVDD Although not necessary, if the system requires, during shutdown, remove the power supplies in the reverse order of the above sequence. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 21 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 7.3.2 www.ti.com Reset The TLV320AIC3120 internal logic must be initialized to a known condition for proper device function. To initialize the device to its default operating condition, the hardware reset pin (RESET) must be pulled low for at least 10 ns. For this initialization to work, both the IOVDD and DVDD supplies must be powered up. TI recommends that while the DVDD supply powers up, the RESET pin is pulled low. The device can also be reset via software reset. Writing a 1 into page 0 / register 1, bit D0 resets the device. 7.3.3 Device Start-Up Lockout Times After the TLV320AIC3120 is initialized through hardware reset at power up or software reset, the internal memories are initialized to default values. This initialization takes place within 1 ms after pulling the RESET signal high. During this initialization phase, no register-read or register-write operation should be performed on ADC or DAC coefficient buffers. Also, no block within the codec should be powered up during the initialization phase. 7.3.4 PLL Start-Up Whenever the PLL is powered up, a start-up delay of approximately of 10 ms occurs after the power-up command of the PLL and before the clocks are available to the codec. This delay is to ensure stable operation of the PLL and clock-divider logic. 7.3.5 Power-Stage Reset The power-stage-only reset is used to reset the device after an overcurrent latching shutdown has occurred. Using this reset re-enables the output stage without resetting all of the registers in the device. Each of the two power stages has its own dedicated reset bit. The headphone power-stage reset is performed by setting page 1 / register 31, bit D7 for HPOUT. The speaker power-stage reset is performed by setting page 1 / register 32, bit D7 for SPKP and SPKM. 7.3.6 Software Power Down By default, all circuit blocks are powered down following a reset condition. Hardware power up of each circuit block can be controlled by writing to the appropriate control register. This approach allows the lowest power-supply current for the functionality required. However, when a block is powered down, all of the register settings are maintained as long as power is still being applied to the device. 7.3.7 Audio Analog I/O The TLV320AIC3120 has a mono audio DAC and a mono ADC. The device supports a wide range of analog interfaces to support different headsets and analog outputs. The TLV320AIC3120 has features to interface output drivers (8-Ω, 16-Ω, 32-Ω) and a microphone PGA with AGC control. 7.3.8 miniDSP The TLV320AIC3120 device features two miniDSP cores. The first miniDSP core is tightly coupled to the ADC; the second miniDSP core is tightly coupled to the DAC. The fully programmable algorithms for the miniDSP must be loaded into the device after power up. The miniDSPs have direct access to the digital audio stream on the ADC and on the DAC side, offering the possibility for advanced, very low-group-delay DSP algorithms. The ADC miniDSP has 384 programmable instructions, 256 data memory locations, and 128 programmable coefficients. The DAC miniDSP has 1024 programmable instructions, 896 data memory locations, and 512 programmable coefficients (in the adaptive mode, there are two banks of 256 programmable coefficients each). 22 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com 7.3.8.1 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Software Software development for the TLV320AIC3120 is supported through TI's comprehensive PurePath™ Studio software development environment. PurePath is a powerful and easy-to-use tool designed specifically to simplify software development on Texas Instruments miniDSP audio platforms. The graphical development environment consists of a library of common audio functions that can be dragged and dropped into an audio signal flow and graphically connected together. The DSP code can then be assembled from the graphical signal flow with the click of a mouse. See the TLV320AIC3120 product folder on www.ti.com to learn more about PurePath Studio software and the latest status on available, ready-to-use DSP algorithms. 7.3.9 Digital Processing Low-Power Modes The TLV320AIC3120 device can be tuned to minimize power dissipation, to maximize performance, or to an operating point between the two extremes to best fit the application. The choice of processing blocks, PRB_P1 to PRB_P25 for mono playback and PRB_R4 to PRB_R18 for mono recording, also influences the power consumption. In fact, the numerous processing blocks have been implemented to offer a choice among configurations having a different balance of power optimization and signal-processing capabilities. 7.3.9.1 ADC, Mono, 48 kHz, DVDD = 1.8 V, AVDD = 3.3 V AOSR = 128, Processing Block = PRB_R4 (Decimation Filter A) Power consumption = 9.01 mW Table 7-1. PRB_R4 Alternative Processing Blocks, 9.01 mW PROCESSING BLOCK FILTER ESTIMATED POWER CHANGE (mW) PRB_R5 A 0.23 PRB_R6 A 0.22 AOSR = 64, Processing Block = PRB_R11 (Decimation Filter B) Power consumption = 7.99 mW Table 7-2. PRB_R11 Alternative Processing Blocks, 7.99 mW 7.3.9.2 PROCESSING BLOCK FILTER ESTIMATED POWER CHANGE (mW) PRB_R4 A 0.43 PRB_R5 A 0.67 PRB_R6 A 0.66 PRB_R10 B –0.14 PRB_R12 B 0.04 ADC, Mono, 8 kHz, DVDD = 1.8 V, AVDD = 3.3 V AOSR = 128, Processing Block = PRB_R4 (Decimation Filter A) Power consumption = 6.77 mW Table 7-3. PRB_R4 Alternative Processing Blocks, 6.77 mW PROCESSING BLOCK FILTER ESTIMATED POWER CHANGE (mW) PRB_R5 A 0.03 PRB_R6 A 0.03 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 23 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com AOSR = 64, Processing Block = PRB_R11 (Decimation Filter B) Power consumption = 6.61 mW Table 7-4. PRB_R11 Alternative Processing Blocks, 6.61 mW 7.3.9.3 PROCESSING BLOCK FILTER ESTIMATED POWER CHANGE (mW) PRB_R4 A 0.07 PRB_R5 A 0.11 PRB_R6 A 0.11 PRB_R10 B –0.02 PRB_R12 B 0.01 DAC Playback on Headphones, Mono, 48 kHz, DVDD = 1.8 V, AVDD = 3.3 V, HPVDD = 3.3 V DOSR = 128, Processing Block = PRB_P12 (Interpolation Filter B) Power consumption = 15.4 mW Table 7-5. PRB_P12 Alternative Processing Blocks, 15.4 mW PROCESSING BLOCK FILTER ESTIMATED POWER CHANGE (mW) PRB_P4 A 0.57 PRB_P5 A 1.48 PRB_P6 A 1.08 PRB_P13 B 0.56 PRB_P14 B 0.27 PRB_P15 B 0.89 PRB_P16 B 0.31 DOSR = 64, Processing Block = PRB_P12 (Interpolation Filter B) Power consumption = 15.54 mW Table 7-6. PRB_P12 Alternative Processing Blocks, 15.54 mW 7.3.9.4 PROCESSING BLOCK FILTER ESTIMATED POWER CHANGE (mW) PRB_P4 A 0.37 PRB_P5 A 1.23 PRB_P6 A 1.15 PRB_P13 B 0.43 PRB_P14 B 0.13 PRB_P15 B 0.85 PRB_P16 B 0.21 DAC Playback on Headphones, Mono, 8 kHz, DVDD = 1.8 V, AVDD = 3.3 V, HPVDD = 3.3 V DOSR = 768, Processing Block = PRB_P12 (Interpolation Filter B) Power consumption = 14.49 mW Table 7-7. PRB_P12 Alternative Processing Blocks, 14.49 mW 24 PROCESSING BLOCK FILTER ESTIMATED POWER CHANGE (mW) PRB_P4 A –0.04 PRB_P5 A 0.2 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-7. PRB_P12 Alternative Processing Blocks, 14.49 mW (continued) PROCESSING BLOCK FILTER ESTIMATED POWER CHANGE (mW) PRB_P6 A –0.01 PRB_P13 B 0.1 PRB_P14 B 0.05 PRB_P15 B –0.03 PRB_P16 B 0.07 DOSR = 384, Processing Block = PRB_P12 (Interpolation Filter B) Power consumption = 14.42 mW Table 7-8. PRB_P12 Alternative Processing Blocks, 14.42 mW PROCESSING BLOCK FILTER ESTIMATED POWER CHANGE (mW) PRB_P4 A 0.16 PRB_P5 A 0.3 PRB_P6 A 0.2 PRB_P13 B 0.15 PRB_P14 B 0.07 PRB_P15 B 0.18 PRB_P16 B 0.09 7.3.10 Audio ADC and Analog Inputs 7.3.10.1 MICBIAS and Microphone Preamplifier The TLV320AIC3120 device includes a microphone bias circuit that sources up to 4 mA of current and is programmable to a 2-V, 2.5-V, or AVDD level. The level is controlled by writing to page 1 / register 46, bits D1–D0. Table 7-9 lists this functionality. Table 7-9. MICBIAS Settings D1 D0 0 0 MICBIAS output is powered down FUNCTIONALITY 0 1 MICBIAS output is powered to 2 V 1 0 MICBIAS output is powered to 2.5 V 1 1 MICBIAS output is powered to AVDD During normal operation, MICBIAS can be set to 2.5 V for better performance. However, based on the model of the selected microphone, optimal performance can be obtained at another setting and therefore the performance at a given setting must be verified. The lowest current consumption occurs when MICBIAS is powered down. The next-lowest current consumption occurs when MICBIAS is set at AVDD. The highest current consumption occurs when MICBIAS is set at 2 V. Because of the oversampling nature of the audio ADC and the integrated digital-decimation filtering, requirements for analog anti-aliasing filtering are very relaxed. The TLV320AIC3120 device integrates a second-order analog anti-aliasing filter with 20-dB attenuation at 1 MHz. This filter, combined with the digital decimal filter, provides sufficient anti-aliasing filtering without requiring any external components. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 25 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com The MIC PGA supports analog gain control from 0 dB to 59.5 dB in steps of 0.5 dB. These gain levels are controlled by writing to page 1 / register 47, bits D6–D0. The PGA gain changes are implemented with internal soft-stepping. This soft-stepping ensures that volume-control changes occur smoothly with no audible artifacts. On reset, the MIC PGA gain defaults to a mute condition, with soft-stepping enabled. The ADC soft-stepping control is enabled or disabled by writing to page 0 / register 81, bits D1–D0. ADC softstepping timing is provided by the internal oscillator and internal divider logic block. The input feed-forward resistance for the MIC1LP input of the microphone PGA stage has three settings, 10 kΩ, 20 kΩ, and 40 kΩ, which are controlled by writing to page 1 / register 48, bits D7 and D6. The input feed-forward resistance value selected affects the gain of the microphone PGA. The ADC PGA gain for the MIC1LP input depends on the setting of page1 / register 48 and page 1 / register 49, bits D7–D6. If D7–D6 are set to 01, then the ADC PGA has 6 dB more gain with respect to the value programmed using page 1 / register 47. If D7–D6 are set to 10, then the ADC PGA has the same gain as programmed using page 1 / register 47. If D7–D6 are set to 11, then the ADC PGA has 6 dB less gain with respect to the value programmed using page 1 / register 47. The same gain scaling is also valid for the MIC1RP and MIC1LM input, based on the feed-forward resistance selected using page 1 / register 48, bits D5–D2. Table 7-10 lists the effective gain applied by the PGA. Table 7-10. PGA Gain Versus Input Impedance PAGE 1 / REGISTER 47 D6–D0 EFFECTIVE GAIN APPLIED BY PGA SINGLE-ENDED DIFFERENTIAL RIN = 10 kΩ RIN = 20 kΩ RIN = 40 kΩ RIN = 10 kΩ RIN = 20 kΩ RIN = 40 kΩ 000 0000 6 dB 0 dB –6 dB 12 dB 6 dB 0 dB 000 0001 6.5 dB 0.5 dB –5.5 dB 12.5 dB 6.5 dB 0.5 dB 000 0010 7 dB 1 dB –5 dB 13 dB 7 dB 1 dB ... ... ... ... ... ... ... The MIC PGA gain is either controlled by an AGC loop or as a fixed gain. See for the various analog input routings to the MIC PGA that are supported in the single-ended and differential configurations. The AGC is enabled by writing to page 0 / register 86, bit D7. If the AGC is not enabled, then setting a fixed gain occurs by writing to page 1 / register 47, bits D6–D0. Because the TLV320AIC3120 device supports softstepping gain changes, a read-only flag on page 0 / register 36, bit D7 is set whenever the gain applied by PGA equals the desired value set by the gain register. The MIC PGA is enabled by writing to page 1 / register 47, bit D7. ADC muting occurs by writing to page 0 / register 82, bit D7 and page 1 / register 47, bit D7. Disabling the MIC PGA sets the gain to 0 dB. Muting the ADC causes the digital output to mute so that the output value remains fixed. When soft-stepping is enabled, the CODEC_CLKIN signal must stay active until after the ADC power-down register is written, in order to ensure that soft-stepping to mute has had time to complete. When the ADC POWER UP flag is no longer set, the CODEC_CLKIN signal can shut down. 7.3.10.2 Automatic Gain Control (AGC) The TLV320AIC3120 includes automatic gain control (AGC) for the microphone inputs. AGC can be used to maintain nominally constant output-signal amplitude when recording speech signals. This circuitry automatically adjusts the MIC PGA gain as the input signal becomes overly loud or very weak, such as when a person speaking into a microphone moves closer to or farther from the microphone. The AGC algorithm has several programmable settings, including target gain, attack and decay time constants, noise threshold, and maximum PGA applicable, that allow the algorithm to be fine-tuned for any particular application. The algorithm uses the absolute average of the signal (which is the average of the absolute value of the signal) as a measure of the nominal amplitude of the output signal. Because the gain can be changed at the sample interval time, the AGC algorithm operates at the ADC_fS clock rate. 26 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Target level represents the nominal output level at which the AGC attempts to hold the ADC output signal. The TLV320AIC3120 allows programming of eight different target levels, which can be programmed from –5.5 dB to –24 dB relative to a full-scale signal. Because the TLV320AIC3120 reacts to the signal absolute average and not to peak levels, TI recommends that the target level be set with enough margin to avoid clipping at the occurrence of loud sounds. An AGC low-pass filter is used to help determine the average level of the input signal. This average level is compared to the programmed detection levels in the AGC to provide the correct functionality. This lowpass filter is in the form of a first-order IIR filter. Programming this filter is done by writing to page 4 / register 2 through page 4 / register 7. Two 8-bit registers are used to form the 16-bit digital coefficient as shown on the register map. In this way, a total of six registers are programmed to form the three IIR coefficients. Attack time determines how quickly the AGC circuitry reduces the PGA gain when the input signal is too loud. Programming the attack time is done by writing to page 0 / register 89, bits D7–D0. Decay time determines how quickly the PGA gain is increased when the input signal is too low. Programming the decay time is done by writing to page 0 / register 90, bits D7–D0. Noise threshold is a reference level. If the input speech average value falls below the noise threshold, the AGC considers it as a silence and hence brings down the gain to 0 dB in steps of 0.5 dB every sample period and sets the noise-threshold flag. The gain stays at 0 dB unless the input speech signal average rises above the noise-threshold setting. This ensures that noise is not amplified in the absence of speech. The noise-threshold level in the AGC algorithm is programmable from –30 dB to –90 dB for the microphone input. When the AGC noise threshold is set to –70 dB, –80 db, or –90 dB, the microphone input maximum PGA applicable setting must be greater than or equal to 11.5 dB, 21.5 dB, or 31.5 dB, respectively. This operation includes debounce and hysteresis to prevent the AGC gain from cycling between high gain and 0 dB when signals are near the noise threshold level. When the noise-threshold flag is set, the status of the gain applied by the AGC and the saturation flag must be ignored by the system software. Programming the noise debounce is done by writing to page 0 / register 91, bits D4–D0. Programming the signal debounce is done by writing to page 0 / register 92, bits D3–D0. Max PGA applicable allows the user to restrict the maximum gain applied by the AGC. This can be used for limiting PGA gain in situations where environmental noise is greater than the programmed noise threshold. Microphone input maximum PGA can be programmed from 0 dB to 59.5 dB in steps of 0.5 dB. Programming the maximum PGA gain allowed by the AGC is done by writing to page 0 / register 88, bits D6–D0. See Table 7-11 for various AGC programming options. AGC can be used only if the microphone input is routed to the ADC channel. Table 7-11. AGC Settings (1) CONTROL REGISTER (1) BIT FUNCTION 36 D5 (read-only) AGC saturation flag 39 D3 (read-only) ADC saturation flag 45 D6 (read-only) Signal to level setting of noise threshold 86 D7 AGC enable 86 D6–D4 Target level 87 D7–D6 Hysteresis 87 D5–D1 Noise threshold 88 D6–D0 Maximum PGA applicable 89 D7–D0 Time constants (attack time) 90 D7–D0 Time constants (decay time) 91 D4–D0 Debounce time (noise) All registers shown in this table are located on page 0. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 27 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-11. AGC Settings(1) (continued) CONTROL REGISTER BIT FUNCTION 92 D3–D0 Debounce time (signal) 93 D7–D0 (read-only) Gain applied by AGC Input Signal Output Signal Target Level AGC Gain Attack Time Decay Time W0002-01 Figure 7-1. AGC Characteristics The AGC settings should be set based on user and system conditions such as microphone selection and sensitivity, acoustics (plastics) around the microphone which affect the microphone pattern, expected distance and direction between microphone and sound source, and acoustic background noise. 28 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 One example of AGC code follows, but actual use of code should be verified based on application usage. Note that the AGC code should be set up before powering up the ADC. ####################### AGC ENABLE EXAMPLE CODE ##################### ## Switch to page 0 w 30 00 00 # Set AGC enable and Target Level = -10 dB # Target level can be set lower if clipping occurs during speech # Target level is adjusted considering Max Gain also w 30 56 A0 # AGC hysteresis=DISABLE, noise threshold = -90dB # Noise threshold should be set at higher level if noisy background is present in application w 30 57 FE # AGC maximum gain= 40 dB # Higher Max gain is a trade off between gaining up a low sensitivity MIC, and the background # acoustic noise # Microphone bias voltage (MICBIAS) level can be used to change the Microphone Sensitivity w 30 58 50 # Attack time=864/Fs w 30 59 68 # Decay time=22016/Fs w 30 5A A8 # Noise debounce 0 ms # Noise debounce time can be increased if needed w 30 5B 00 # Signal debounce 0 ms # Signal debounce time can be increased if needed w 30 5C 00 ######################## END of AGC SET UP ################################# 7.3.10.3 Delta-Sigma ADC The analog-to-digital converter has a delta-sigma modulator with an oversampling ratio (AOSR) up to 128. The ADC can support a maximum output rate of 192 kHz. ADC power up is controlled by writing to page 0 / register 81, bit D7. An ADC power-up condition can be verified by reading page 0 / register 36, bit D6. 7.3.10.4 ADC Decimation Filtering and Signal Processing The TLV320AIC3120 ADC channel includes built-in digital decimation filters to process the oversampled data from the delta-sigma modulator to generate digital data at the Nyquist sampling rate with high dynamic range. The decimation filter can be chosen from three different types, depending on the required frequency response, group delay, and sampling rate. 7.3.10.4.1 ADC Processing Blocks The TLV320AIC3120 offers a range of processing blocks which implement various signal processing capabilities along with decimation filtering. These processing blocks give users the choice of how much and what type of signal processing they may use and which decimation filter is applied. The choices among these processing blocks allow the system designer to balance power conservation and signal-processing flexibility. Less signal-processing capability reduces the power consumed by the device. Table 7-12 gives an overview of the available processing blocks of the ADC channel and their properties. The Resource Class (RC) column gives a relative indication of power consumption. The signal processing blocks available are: • First-order IIR • Scalable number of biquad filters • Variable-tap FIR filter • AGC The processing blocks are tuned for common cases and can achieve high anti-alias filtering or low group delay in combination with various signal-processing effects such as audio effects and frequency shaping. The available first-order IIR, biquad, and FIR filters have fully user-programmable coefficients. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 29 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-12. ADC Processing Blocks PROCESSIN G BLOCKS CHANNEL DECIMATION FILTER 1st-ORDER IIR AVAILABLE NUMBER BIQUADS FIR REQUIRED AOSR VALUE RESOURCE CLASS PRB_R4 Mono A Yes 0 No 128, 64 3 PRB_R5 Mono A Yes 5 No 128, 64 4 PRB_R6 Mono A Yes 0 25-tap 128, 64 4 PRB_R10 Mono B Yes 0 No 64 2 PRB_R11 Mono B Yes 3 No 64 2 PRB_R12 Mono B Yes 0 20-tap 64 2 PRB_R16 Mono C Yes 0 No 32 2 PRB_R17 Mono C Yes 5 No 32 2 PRB_R18 Mono C Yes 0 25-tap 32 2 7.3.10.4.2 ADC Processing Blocks – Signal Chain Details 7.3.10.4.2.1 First-Order IIR, AGC, Filter A From Delta-Sigma Modulator or Digital Microphone Filter A ´ AGC Gain Compen Sation st 1 Order IIR To Audio Interface AGC From Digital Vol. Ctrl To Analog PGA Figure 7-2. Signal Chain for PRB_R4 7.3.10.4.2.2 Five Biquads, First-Order IIR, AGC, Filter A From Delta-Sigma Modulator or Digital Microphone Filter A HA HB HC HD HE ´ st 1 Order IIR AGC Gain Compen sation To Audio Interface AGC From Digital Vol. Ctrl To Analog PGA Figure 7-3. Signal Chain for PRB_R5 30 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 7.3.10.4.2.3 25-Tap FIR, First-Order IIR, AGC, Filter A From Delta-Sigma Modulator or Digital Microphone AGC Gain Compen sation st Filter A 1 Order IIR ´ 25-Tap FIR To Audio Interface AGC From Digital Vol. Ctrl To Analog PGA Figure 7-4. Signal Chain for PRB_R6 7.3.10.4.2.4 First-Order IIR, AGC, Filter B From Delta-Sigma Modulator or Digital Microphone AGC Gain Compen sation st Filter B 1 Order IIR ´ To Audio Interface To Audio Interface AGC From Digital Vol. Ctrl To Analog PGA Figure 7-5. Signal Chain for PRB_R10 7.3.10.4.2.5 Three Biquads, First-Order IIR, AGC, Filter B From Delta-Sigma Modulator or Digital Microphone Filter B HA HB HC 1stOrder IIR ´ AGC Gain Compen sation To Audio Interface AGC From Digital Vol. Ctrl To Analog PGA Figure 7-6. Signal Chain for PRB_R11 7.3.10.4.2.6 20-Tap FIR, First-Order IIR, AGC, Filter B From Delta-Sigma Modulator or Digital Microphone st 20-Tap FIR Filter B ´ 1 Order IIR AGC Gain Compen sation To Audio Interface AGC From Digital Vol. Ctrl To Analog PGA Figure 7-7. Signal Chain for PRB_R12 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 31 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 7.3.10.4.2.7 First-Order IIR, AGC, Filter C From Delta-Sigma Modulator or Digital Microphone Filter C ´ AGC Gain Compen sation st 1 Order IIR To Audio Interface AGC From Digital Vol. Ctrl To Analog PGA Figure 7-8. Signal Chain for PRB_R16 7.3.10.4.2.8 Five Biquads, First-Order IIR, AGC, Filter C From Delta-Sigma Modulator or Digital Microphone Filter C HA HB HC HD HE ´ st 1 Order IIR AGC Gain Compen sation To Audio Interface AGC From Digital Vol. Ctrl To Analog PGA Figure 7-9. Signal Chain for PRB_R17 7.3.10.4.2.9 25-Tap FIR, First-Order IIR, AGC, Filter C From Delta-Sigma Modulator or Digital Microphone st Filter C 25-Tap FIR ´ 1 Order IIR AGC Gain Compen sation To Audio Interface AGC From Digital Vol. Ctrl To Analog PGA Figure 7-10. Signal Chain for PRB_R18 7.3.10.4.3 User-Programmable Filters Depending on the selected processing block, different types and orders of digital filtering are available. A first-order IIR filter is always available, and is useful to filter out possible dc components of the signal efficiently. Up to five biquad sections or, alternatively, FIR filters of up to 25 taps are available for specific processing blocks. The coefficients of the available filters are arranged as sequentially indexed coefficients. 32 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 The coefficients of these filters are each 16 bits wide, in 2s-complement format, and occupy two consecutive 8-bit registers in the register space. Specifically, the filter coefficients are in 1.15 (one dot 15) format with a range from –1.0 (0x8000) to 0.999969482421875 (0x7FFF), as shown in Figure 7-11. 2 –15 2 2 –4 –1 Bit Bit Largest Positive Number: = 0.111111111111111111 = 0.999969482421875 = 1.0 – 1 LSB Bit Largest Negative Number: = 1.000010000100001000 = 0x8000 = –1.0 (by definition) Fraction Point Sign Bit S...xxxxxxxxxxxxxxxxxx Figure 7-11. 1.15 2s-Complement Coefficient Format 7.3.10.4.3.1 First-Order IIR Section The transfer function for the first-order IIR filter is given by Equation 1. H(z) = N0 + N1z -1 215 - D1z -1 (1) The frequency response for the first-order IIR section with default coefficients is flat at a gain of 0 dB. Table 7-13. ADC First-Order IIR Filter Coefficients FILTER COEFFICIENT FILTER First-order IIR ADC COEFFICIENT DEFAULT (RESET) VALUES N0 Page 4 / register 8 and page 4 / register 9 0x7FFF (decimal 1.0 – LSB value) N1 Page 4 / register 10 and page 4 / register 11 0x0000 D1 Page 4 / register 12 and page 4 / register 13 0x0000 7.3.10.4.3.2 Biquad Section The transfer function of each of the biquad filters is given by Equation 2. H(z) = N0 + 2 ´ N1z -1 + N2 z -2 215 - 2 ´ D1z -1 - D2 z -2 (2) The default values for each biquad section yield an all-pass (flat) frequency response at a gain of 0 dB. Table 7-14. ADC Biquad Filter Coefficients FILTER FILTER COEFFICIENT Biquad A N0 Page 4 / register 14 and page 4 / register 15 0x7FFF (decimal 1.0 – LSB value) N1 Page 4 / register 16 and page 4 / register 17 0x0000 N2 Page 4 / register 18 and page 4 / register 19 0x0000 D1 Page 4 / register 20 and page 4 / register 21 0x0000 D2 Page 4 / register 22 and page 4 / register 23 0x0000 N0 Page 4 / register 24 and page 4 / register 25 0x7FFF (decimal 1.0 – LSB value) N1 Page 4 / register 26 and page 4 / register 27 0x0000 N2 Page 4 / register 28 and page 4 / register 29 0x0000 D1 Page 4 / register 30 and page 4 / register 31 0x0000 D2 Page 4 / register 32 and page 4 / register 33 0x0000 Biquad B FILTER COEFFICIENT RAM LOCATION DEFAULT (RESET) VALUES Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 33 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-14. ADC Biquad Filter Coefficients (continued) FILTER FILTER COEFFICIENT Biquad C N0 Page 4 / register 34 and page 4 / register 35 0x7FFF (decimal 1.0 – LSB value) N1 Page 4 / register 36 and page 4 / register 37 0x0000 N2 Page 4 / register 38 and page 4 / register 39 0x0000 D1 Page 4 / register 40 and page 4 / register 41 0x0000 D2 Page 4 / register 42 and page 4 / register 43 0x0000 N0 Page 4 / register 44 and page 4 / register 45 0x7FFF (decimal 1.0 – LSB value) N1 Page 4 / register 46 and page 4 / register 47 0x0000 N2 Page 4 / register 48 and page 4 / register 49 0x0000 D1 Page 4 / register 50 and page 4 / register 51 0x0000 D2 Page 4 / register 52 and page 4 / register 53 0x0000 N0 Page 4 / register 54 and page 4 / register 55 0x7FFF (decimal 1.0 – LSB value) N1 Page 4 / register 56 and page 4 / register 57 0x0000 N2 Page 4 / register 58 and page 4 / register 59 0x0000 D1 Page 4 / register 60 and page 4 / register 61 0x0000 D2 Page 4 / register 62 and page 4 / register 63 0x0000 Biquad D Biquad E FILTER COEFFICIENT RAM LOCATION DEFAULT (RESET) VALUES 7.3.10.4.3.3 FIR Section Three of the available ADC processing blocks offer FIR filters for signal processing. Processing block PRB_R12 features a 20-tap FIR filter, whereas the processing blocks PRB_R6 and PRB_R18 each feature a 25-tap FIR filter. M H(z) = å FIRn z-n n =0 M = 24 for PRB _ R6, PRB _ R18 M = 19 for PRB _ R12 (3) The coefficients of the FIR filters are 16-bit 2s-complement format (2 bytes each) and correspond to the ADC coefficient space as listed in Table 7-15. Note that the default (reset) coefficients are not valid for the FIR filter. When the FIR filter is used, all applicable coefficients must be reprogrammed by the user. To reprogram the FIR filter coefficients as an all-pass filter, write value 0x00 to page 4 / registers 24, 25, 34, 35, 44, 45, 54, and 55. Table 7-15. ADC FIR Filter Coefficients FILTER COEFFICIENT FILTER COEFFICIENT RAM LOCATION DEFAULT (RESET) VALUES – NOT VALID FOR THE FIR FILTER – MUST BE REPROGRAMMED BY USER FIR0 Page 4 / register 14 and page 4 / register 15 0x7FFF (decimal 1.0 – LSB value) FIR1 Page 4 / register 16 and page 4 / register 17 0x0000 FIR2 Page 4 / register 18 and page 4 / register 19 0x0000 FIR3 Page 4 / register 20 and page 4 / register 21 0x0000 FIR4 Page 4 / register 22 and page 4 / register 23 0x0000 FIR5 Page 4 / register 24 and page 4 / register 25 0x7FFF (decimal 1.0 – LSB value) FIR6 Page 4 / register 26 and page 4 / register 27 0x0000 FIR7 Page 4 / register 28 and page 4 / register 29 0x0000 FIR8 Page 4 / register 30 and page 4 / register 31 0x0000 FIR9 Page 4 / register 32 and page 4 / register 33 0x0000 FIR10 Page 4 / register 34 and page 4 / register 35 0x7FFF (decimal 1.0 – LSB value) FIR11 Page 4 / register 36 and page 4 / register 37 0x0000 FIR12 Page 4 / register 38 and page 4 / register 39 0x0000 34 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-15. ADC FIR Filter Coefficients (continued) FILTER COEFFICIENT FILTER COEFFICIENT RAM LOCATION DEFAULT (RESET) VALUES – NOT VALID FOR THE FIR FILTER – MUST BE REPROGRAMMED BY USER FIR13 Page 4 / register 40 and page 4 / register 41 0x0000 FIR14 Page 4 / register 42 and page 4 / register 43 0x0000 FIR15 Page 4 / register 44 and page 4 / register 45 0x7FFF (decimal 1.0 – LSB value) FIR16 Page 4 / register 46 and page 4 / register 47 0x0000 FIR17 Page 4 / register 48 and page 4 / register 49 0x0000 FIR18 Page 4 / register 50 and page 4 / register 51 0x0000 FIR19 Page 4 / registe 52 and page 4 / register 53 0x0000 FIR20 Page 4 / register 54 and page 4 / register 55 0x7FFF (decimal 1.0 – LSB value) FIR21 Page 4 / register 56 and page 4 / register 57 0x0000 FIR22 Page 4 / register 58 and page 4 / register 59 0x0000 FIR23 Page 4 / register 60 and page 4 / register 61 0x0000 FIR24 Page 4 / register 62 and page 4 / register 63 0x0000 7.3.10.4.4 ADC Digital Decimation Filter Characteristics The TLV320AIC3120 offers three different types of decimation filters. The integrated digital decimation filter removes high-frequency content and downsamples the audio data from an initial sampling rate of AOSR × fS to the final output sampling rate of fS. The decimation filtering is achieved using a higher-order CIC filter followed by linear-phase FIR filters. The decimation filter cannot be chosen by itself; it is implicitly set through the chosen processing block. The following subsections describe the properties of the available filters A, B, and C. 7.3.10.4.4.1 Decimation Filter A This filter is intended for use at sampling rates up to 48 kHz. When configuring this filter, the oversampling ratio of the ADC can either be 128 or 64. For highest performance, the oversampling ratio must be set to 128. Filter A can also be used for 96 kHz at an AOSR of 64. Table 7-16. ADC Decimation-Filter-A Specifications PARAMETER CONDITION VALUE (TYPICAL) UNIT AOSR = 128 Filter gain pass band 0…0.39 fS 0.062 dB Filter gain stop band 0.55…64 fS –73 dB Filter group delay 17/fS s Pass-band ripple, 8 ksps 0…0.39 fS 0.062 dB Pass-band ripple, 44.1 ksps 0…0.39 fS 0.05 dB Pass-band ripple, 48 ksps 0…0.39 fS 0.05 dB Filter gain pass band 0…0.39 fS 0.062 dB Filter gain stop band 0.55…32 fS –73 dB AOSR = 64 Filter group delay 17/fS s Pass-band ripple, 8 ksps 0…0.39 fS 0.062 dB Pass-band ripple, 44.1 ksps 0…0.39 fS 0.05 dB Pass-band ripple, 48 ksps 0…0.39 fS 0.05 dB Pass-band ripple, 96 ksps 0…20 kHz 0.1 dB Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 35 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com ADC Channel Response for Decimation Filter A (Red Line Corresponds to –73 dB) 0 –10 Magnitude – dB –20 –30 –40 –50 –60 –70 –80 –90 –100 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 Frequency Normalized to fS 2 Figure 7-12. ADC Decimation-Filter-A Frequency Response 7.3.10.4.4.2 Decimation Filter B Filter B is intended to support sampling rates up to 96 kHz at an oversampling ratio of 64. Table 7-17. ADC Decimation-Filter-B Specifications PARAMETER CONDITION VALUE (TYPICAL) UNIT AOSR = 64 Filter gain pass band 0…0.39 fS ±0.077 dB Filter gain stop band 0.60 fS…32 fS –46 dB Filter group delay 11/fS s Pass-band ripple, 8 ksps 0…0.39 fS 0.076 dB Pass-band ripple, 44.1 ksps 0…0.39 fS 0.06 dB Pass-band ripple, 48 ksps 0…0.39 fS 0.06 dB Pass-band ripple, 96 ksps 0…20 kHz 0.11 dB 0 ADC Channel Response for Decimation Filter A (Red Line Corresponds to –44 dB) –10 Magnitude – dB –20 –30 –40 –50 –60 –70 –80 –90 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 Frequency Normalized to fS 2 Figure 7-13. ADC Decimation-Filter-B Frequency Response 36 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 7.3.10.4.4.3 Decimation Filter C Filter C along with an AOSR of 32 is specially designed for 192-ksps operation for the ADC. The pass band, which extends up to 0.11 × fS (corresponding to 21 kHz), is suited for audio applications. Table 7-18. ADC Decimation-Filter-C Specifications PARAMETER CONDITION VALUE (TYPICAL) UNIT Filter gain from 0 to 0.11 fS 0…0.11 fS ±0.033 dB Filter gain from 0.28 fS to 16 fS 0.28 fS…16 fS –60 dB 11/fS s Filter group delay Pass-band ripple, 8 ksps 0…0.11 fS 0.033 dB Pass-band ripple, 44.1 ksps 0…0.11 fS 0.033 dB Pass-band ripple, 48 ksps 0…0.11 fS 0.032 dB Pass-band ripple, 96 ksps 0…0.11 fS 0.032 dB Pass-band ripple, 192 ksps 0…20 kHz 0.086 dB 0 ADC Channel Response for Decimation Filter C (Red Line Corresponds to –60 dB) Magnitude – dB –20 –40 –60 –80 –100 –120 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 Frequency Normalized to fS 2 Figure 7-14. ADC Decimation-Filter-C Frequency Response 7.3.10.4.5 ADC Data Interface The decimation filter and signal processing block in the ADC channel pass 32-bit data words to the audio serial interface once every cycle of ADC_fS. During each cycle of ADC_fS, a pair of data words (for left and right channel) is passed. The audio serial interface rounds the data to the required word length of the interface before converting to serial data. Because the TLV320AIC3120 has only a mono ADC, it passes the same data to both the left and right channels of the audio serial interface. 7.3.10.5 Updating ADC Digital Filter Coefficients During Record When it is required to update the ADC digital filter coefficients during record, care must be taken to avoid click and pop noise or even a possible oscillation noise. These artifacts can occur if the ADC coefficients are updated without following the proper update sequence. The correct sequence is shown in Figure 7-15. The values for the times listed are conservative and should be used for software purposes. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 37 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Record - Paused Volume Ramp Down Soft Mute Wait (A) ms ADC Volume Ramp Down WAIT Time (A) For fS = 32 kHz ® Wait 10 ms (min) ADC Power Down Update Digital Filter Coefficients For fS = 48 kHz ® Wait 8 ms (min) ADC Volume Ramp Up Time (B) For fS = 32 kHz ® 10 ms For fS = 48 kHz ® 8 ms ADC Power UP Wait 20 ms Restore Previous Volume Level (Ramp) in (B) ms Record - Continue F0023-02 Figure 7-15. Updating ADC Digital Filter Coefficients During Record 7.3.10.6 Digital Microphone Function In addition to supporting analog microphones, the TLV320AIC3120 can also interface to one digital microphone using the mono ADC channel. Figure 7-16 shows the digital microphone interface block diagram and Figure 7-17 shows the timing diagram for the digital microphone interface. 38 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 D-S ADC Signal Processing Blocks DOUT DIG_MIC_IN Mono ADC CIC Filter ADC_MOD_CLK DIN GPIO1 Figure 7-16. Digital Microphone in the TLV320AIC3120 The TLV320AIC3120 outputs internal clock ADC_MOD_CLK on the GPIO1 pin (page 0 / register 51, bits D5–D2 = 1010). This clock can be connected to the external digital microphone device. The single-bit output of the external digital microphone device can be connected to the DIN pin. Internally, the TLV320AIC3120 latches the steady value of the mono ADC data on the rising edge of ADC_MOD_CLK. ADC_MOD_CLK DIG_MIC_IN Mono Data No Data Mono Data No Data Mono Data No Data Figure 7-17. Timing Diagram for Digital Microphone Interface When the digital microphone mode is enabled, the analog section of the ADC can be powered down and bypassed for power efficiency. The AOSR value for the ADC channel must be configured to select the desired decimation ratio to be achieved, based on the external digital microphone properties. 7.3.10.7 DC Measurement The TLV320AIC3120 supports a highly flexible dc-measurement feature using the high-resolution oversampling and noise-shaping ADC. This mode can be used when the ADC channel is not used for the voice/audio record function. This mode can be enabled by programming page 0 / register 102, bit D7. The converted data is 24 bits, using the 2.22 numbering format. The value of the converted data for the ADC channel can be read back from page 0 / register 104 through page 1 / register 106. Before reading back the converted data, page 0 / register 103, bit D6 must be programmed to 1 in order to latch the converted data into the read-back registers. After the converted data is read back, page 0 / register 103, bit D6 must be immediately reset to 0. In dc-measurement mode, two measurement modes are supported. Mode A In dc-measurement mode A, a variable-length averaging filter is used. The length of averaging filter D can be programmed from 1 to 20 by programming page 0 / register 102, bits D4–D0. To choose mode A, page 0 / register 102, bit D5 must be programmed to 0. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 39 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Mode B To choose mode B, page 0 / register 102, bit D5 must be programmed to 1. In dc-measurement mode B, a first-order IIR filter is used. The coefficients of this filter are determined by D, page 0 / register 102, bits D4–D0. The nature of the filter is given in Table 7-19. Table 7-19. DC Measurement Bandwidth Settings D: PAGE 0 / REGISTER 102, BITS D4–D0 –3 dB BW (kHz) –0.5 dB BW (kHz) 1 688.440 236.500 2 275.970 96.334 3 127.400 44.579 4 61.505 21.532 5 30.248 10.590 6 15.004 5.253 7 7.472 2.616 8 3.729 1.305 9 1.862 652 10 931 326 11 465 163 12 232.6 81.5 13 116.3 40.7 14 58.1 20.3 15 29.1 10.2 16 14.54 5.09 17 7.25 2.54 18 3.63 1.27 19 1.8 0.635 20 0.908 0.3165 By programming page 0 / register 103, bit D5 to 1, the averaging filter is periodically reset after 2R number of ADC_MOD_CLK periods, where R is programmed in page 0 / register 103, bits D4–D0. When page 0 / register 103, bit D5 is set to 1, then the value of D should be less than the value of R. When page 0 / register 103, bit D5 is programmed to 0, the averaging filter is never reset. 7.3.10.8 ADC Setup The following paragraphs are intended to guide a user through the steps necessary to configure the TLV320AIC3120 ADC. Step 1 The system clock source (master clock) and the targeted ADC sampling frequency must be identified. Depending on the targeted performance, the decimation filter type (A, B, or C) and AOSR value can be determined: • Filter A should be used for 48-kHz high-performance operation; AOSR must be a multiple of 8. • Filter B should be used for up to 96-kHz operations; AOSR must be a multiple of 4. • Filter C should be used for up to 192-kHz operations; AOSR must be a multiple of 2. In all cases, AOSR is limited in its range by the following condition: 2.8 MHz < AOSR × ADC_fS < 6.2 MHz 40 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Based on the identified filter type and the required signal processing capabilities, the appropriate processing block can be determined from the list of available processing blocks (PRB_R4 to PRB_R18). Based on the available master clock, the chosen AOSR and the targeted sampling rate, the clock divider values NADC and MADC can be determined. If necessary, the internal PLL can add a large degree of flexibility. In summary, CODEC_CLKIN (derived directly from the system clock source or from the internal PLL) divided by MADC, NADC, and AOSR must be equal to the ADC sampling rate ADC_fS. The CODEC_CLKIN clock signal is shared with the DAC clock-generation block. CODEC_CLKIN = NADC × MADC × AOSR × ADC_fS To a large degree, NADC and MADC can be chosen independently in the range of 1 to 128. In general, NADC should be as large as possible as long as the following condition can still be met: MADC × AOSR / 32 ≥ RC RC is a function of the chosen processing block and is listed in Table 7-20. The common-mode voltage setting of the device is determined by the available analog power supply. At this point, the following device specific parameters are known: PRB_Rx, AOSR, NADC, MADC, input and output common-mode values. If the PLL is used, the PLL parameters P, J, D, and R are determined as well. Step 2 Setting up the device via register programming: The following list gives a sequence of items that must be executed in the time between powering the device up and reading data from the device: 1. Define starting point: (a) Power up applicable external hardware power supplies (b) Set register page to 0 (c) Initiate SW reset 2. Program clock settings (a) Program PLL clock dividers P, J, D, and R (if PLL is used) (b) Power up PLL (if PLL is used) (c) Program and power up NADC (d) Program and power up MADC (e) Program OSR value (f) Program I2S word length if required (e.g., 20 bits) (g) Program the processing block to be used 3. Program analog blocks (a) Set register page to 1 (b) Program MICBIAS if applicable (c) Program MicPGA (d) Program routing of inputs/common mode to ADC input (e) Unmute analog PGAs and set analog gain Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 41 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 4. Program ADC (a) Set register page to 0 (b) Power up ADC channel (c) Unmute digital volume control and set gain A detailed example can be found in Section 7.3.11. 7.3.11 Example Register Setup to Record Analog Data Through ADC to Digital Out A typical EVM I2C register control script follows to show how to set up the TLV320AIC3120 ADC in record mode with fS = 44.1 kHz and MCLK = 11.2896 MHz. # # # # # # # # # # # w # # w # # # # # # w w w w w # # w # # # w # # # # w # # # # w # # # # w # # # # w # # # # 42 Key: w 30 XX YY ==> write to I2C address 0x30, to register 0xXX, data 0xYY # ==> comment delimiter The following list gives an example sequence of items that must be executed in the time between powering the device up and reading data from the device. Note that there are other valid sequences depending on which features are used. 1. Define starting point: (a) Power up applicable external hardware power supplies (b) Set register page to 0 30 00 00 (c) Initiate SW Reset 30 01 01 2. Program Clock Settings (a) Program PLL clock dividers P,J,D,R (if PLL is necessary) PLL_clkin = MCLK, codec_clkin = PLL_CLK, P=1, R=1, J=8, D=0000 30 04 03 30 05 81 30 06 08 30 07 00 30 08 00 (b) Power up PLL (if PLL is necessary) 30 05 91 (c) Program and power up NADC NADC = 2, divider powered on 30 12 82 (d) Program and power up MADC MADC = 8, divider powered on 30 13 88 (e) Program OSR value AOSR = 128 30 14 80 (f) Program I2S word length as required (16, 20, 24, 32 bits) mode is i2s, wordlength is 16, slave mode (default) 30 1B 00 (g) Program the processing block to be used RB_R4 30 3d 04 3. Program Analog Blocks (a) Set register Page to 1 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com w # # # # # # w # # # # # # w # # w # # # # # w # # w # # # # w # SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 30 00 01 (b) Program MICBIAS if applicable Programmed MICBIAS always on, 2.5V w 30 2E 0A Micbias = AVDD 30 2e 0a (c) Program MicPGA (d) Routing of inputs/common mode to ADC input (e) Unmute analog PGAs and set analog gain MICPGA P = MIC1LP 20kohm 30 30 80 MICPGA M - CM 20kohm 30 31 80 4. Program ADC (a) Set register Page to 0 30 00 00 (b) Power up ADC channel 30 51 80 (c) Unmute digital volume control and set gain UNMUTE 30 52 00 7.3.12 Audio DAC and Audio Analog Outputs The mono audio DAC consists of a digital-audio processing block, a digital interpolation filter, a digital delta-sigma modulator, and an analog reconstruction filter. This high oversampling ratio (typically DOSR is between 32 and 128) exhibits good dynamic range by ensuring that the quantization noise generated within the delta-sigma modulator stays outside of the audio frequency band. Audio analog outputs include mono headphone, or lineouts, and mono class-D speaker outputs. Because the TLV320AIC3120 device has only a mono DAC, it inputs the mono data from the left channel, the right channel, or a mix of the left and right channels as [(L + R) ÷ 2], controlled by setting page 0 / register 63, bits D5–D4. See for the signal flow. 7.3.12.1 DAC The TLV320AIC3120 mono-audio DAC supports data rates from 8 kHz to 192 kHz. The audio channel of the mono DAC consists of a signal-processing engine with fixed processing blocks, a programmable miniDSP, a digital interpolation filter, a multibit digital delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced performance at low sampling rates through increased oversampling and image filtering, thereby keeping quantization noise generated within the delta-sigma modulator and signal images strongly suppressed within the audio band to beyond 20 kHz. To handle multiple input rates and optimize power dissipation and performance, the TLV320AIC3120 device allows the system designer to program the oversampling rates over a wide range from 1 to 1024 by configuring page 0 / register 13 and page 0 / register 14. The system designer can choose higher oversampling ratios for lower input data rates and lower oversampling ratios for higher input data rates. The TLV320AIC3120 DAC channel includes a built-in digital interpolation filter to generate oversampled data for the delta-sigma modulator. The interpolation filter can be chosen from three different types, depending on required frequency response, group delay, and sampling rate. DAC power up is controlled by writing to page 0 / register 63, bit D7 the mono channel. The mono-channel DAC clipping flag is provided as a read-only bit on page 0 / register 39, bit D7. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 43 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 7.3.12.1.1 DAC Processing Blocks The TLV320AIC3120 device implements signal-processing capabilities and interpolation filtering through processing blocks. These fixed processing blocks give users the choice of how much and what type of signal processing they use and which interpolation filter is applied. The choices among these processing blocks allow the system designer to balance power conservation and signal-processing flexibility. Table 7-20 gives an overview of all available processing blocks of the DAC channel and their properties. The resource-class column gives an approximate indication of power consumption for the digital (DVDD) supply; however, based on the out-of-band noise spectrum, the analog power consumption of the drivers (HPVDD) may differ. The signal processing blocks available are: • First-order IIR • Scalable number of biquad filters The processing blocks are tuned for common cases and can achieve high image rejection or low group delay in combination with various signal-processing effects such as audio effects and frequency shaping. The available first-order IIR and biquad filters have fully user-programmable coefficients. Table 7-20. Overview – Mono DAC Predefined Processing Blocks PROCESSING BLOCK NO. INTERPOLATION FILTER FIRST-ORDER IIR AVAILABLE NUMBER OF BIQUADS PRB_P4 PRB_P5 A No A Yes PRB_P6 A PRB_P12 DRC RESOURCE CLASS 3 No 4 6 Yes 6 Yes 6 No 6 B Yes 0 No 3 PRB_P13 B No 4 Yes 4 PRB_P14 B No 4 No 4 PRB_P15 B Yes 6 Yes 6 PRB_P16 B Yes 6 No 4 PRB_P20 C Yes 0 No 2 PRB_P21 C Yes 4 Yes 3 PRB_P22 C Yes 4 No 2 PRB_P25 A Yes 5 Yes 12 7.3.12.1.2 DAC Processing Blocks — Signal Chain Details 7.3.12.1.2.1 Three Biquads, Filter A BiQuad A from Interface BiQuad B BiQuad C Interp. Filter A ´ to Modulator Digital Volume Ctrl Figure 7-18. Signal Chain for PRB_P4 44 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 7.3.12.1.2.2 Six Biquads, First-Order IIR, DRC, Filter A or B Figure 7-19. Signal Chain for PRB_P5 and PRB_P15 7.3.12.1.2.3 Six Biquads, First-Order IIR, Filter A or B IIR from Interface BiQuad A BiQuad B BiQuad C BiQuad D BiQuad E Interp. Filter A,B BiQuad F ´ to Modulator Digital Volume Ctrl Figure 7-20. Signal Chain for PRB_P6 and PRB_P16 7.3.12.1.2.4 IIR, Filter B or C IIR from Interface Interp. Filter B,C ´ to Modulator Digital Volume Ctrl Figure 7-21. Signal Chain for PRB_P12 and PRB_P20 7.3.12.1.2.5 Four Biquads, DRC, Filter B Figure 7-22. Signal Chain for PRB_P13 7.3.12.1.2.6 Four Biquads, Filter B BiQuad A from Interface BiQuad B BiQuad C BiQuad D Interp. Filter B ´ to Modulator Digital Volume Ctrl Figure 7-23. Signal Chain for PRB_P14 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 45 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 7.3.12.1.2.7 Four Biquads, First-Order IIR, DRC, Filter C Figure 7-24. Signal Chain for PRB_P21 7.3.12.1.2.8 Four Biquads, First-Order IIR, Filter C IIR from Interface BiQuad A BiQuad B BiQuad C BiQuad D Interp. Filter C ´ to modulator Digital Volume Ctrl Figure 7-25. Signal Chain for PRB_P22 7.3.12.1.2.9 Five Biquads, DRC, Beep Generator, Filter A from Interface IIR BiQuad B BiQuad C BiQuad D BiQuad E BiQuad F Interp. Filter A HPF ´ + to Modulator Digital Volume Ctrl Beep Volume Ctrl ´ DRC Beep Gen. Figure 7-26. Signal Chain for PRB_P25 7.3.12.1.3 DAC User-Programmable Filters Based on the selected processing block, different types and orders of digital filtering are available. Up to six biquad sections are available for specific processing blocks. The coefficients of the available filters are arranged as sequentially-indexed coefficients in two banks. If adaptive filtering is chosen, the coefficient banks can be switched in real time. When the DAC is running, the user-programmable filter coefficients are locked and cannot be accessed for either read or write. However, the TLV320AIC3120 device offers an adaptive filter mode as well. Setting page 8 / register 1, bit D2 = 1 turns on double buffering of the coefficients. In this mode, filter coefficients are updated through the host and activated without stopping and restarting the DAC which enables advanced adaptive filtering applications. 46 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 In the double-buffering scheme, all coefficients are stored in two buffers (buffers A and B). When the DAC is running and the adaptive filtering mode is turned on, setting page 8 / register 1, bit D0 = 1 switches the coefficient buffers at the next start of a sampling period. This bit is set back to 0 after the switch occurs. At the same time, page 8 / register 1, bit D1 toggles. The flag in page 8 / register 1, bit D1 indicates which of the two buffers is actually in use. Page 8 / register 1, bit D1 = 0: buffer A is in use by the DAC engine; bit D1 = 1: buffer B is in use. While the device is running, coefficient updates are always made to the buffer not in use by the DAC, regardless of the buffer to which the coefficients have been written. Table 7-21. Adaptive-Mode Filter-Coefficient Buffer Switching DAC POWERED UP PAGE 8 / REGISTER 1, BIT D1 COEFFICIENT BUFFER IN USE No 0 None Page 8, Reg 2–3, buffer A Page 8, Reg 2–3, buffer A No 0 None Page 12, Reg 2–3, buffer B Page 12, Reg 2–3, buffer B Yes 0 Buffer A Page 8, Reg 2–3, buffer A Page 12, Reg 2–3, buffer B Yes 0 Buffer A Page 12, Reg 2–3, buffer B Page 12, Reg 2–3, buffer B Yes 1 Buffer B Page 8, Reg 2–3, buffer A Page 8, Reg 2–3, buffer A Yes 1 Buffer B Page 12, Reg 2–3, buffer B Page 8, Reg 2–3, buffer A WRITING TO UPDATES The user-programmable coefficients for the DAC processing blocks are defined on page 8 and page 9 for buffer A and page 12 and page 13 for buffer B. The coefficients of these filters are each 16-bit, 2s-complement format, occupying two consecutive 8-bit registers in the register space. Specifically, the filter coefficients are in 1.15 (one dot 15) format with a range from –1.0 (0x8000) to 0.999969482421875 (0x7FFF) as shown in Figure 7-11. 7.3.12.1.3.1 First-Order IIR Section The IIR is of first order and its transfer function is given by Equation 4. H(z) = N0 + N1z -1 215 - D1z -1 (4) The frequency response for the first-order IIR section with default coefficients is flat. Table 7-22. DAC IIR Filter Coefficients FILTER COEFFICIENT First-order IIR RIGHT DAC CHANNEL DEFAULT (RESET) VALUE N0 Page 9 / register 2 and page 9 / register 3 0x7FFF (decimal 1.0 – LSB value) N1 Page 9 / register 4 and page 9 / register 5 0x0000 D1 Page 9 / register 6 and page 9 / register 7 0x0000 7.3.12.1.3.2 Biquad Section The transfer function of each of the biquad filters is given by Equation 5. H(z) = N0 + 2 ´ N1z -1 + N2 z -2 215 - 2 ´ D1z -1 - D2 z -2 (5) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 47 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-23. DAC Biquad Filter Coefficients FILTER COEFFICIENT Biquad A Biquad B Biquad C Biquad D Biquad E Biquad F MONO DAC CHANNEL DEFAULT (RESET) VALUES N0 Page 8 / register 2 and page 8 / register 3 0x7FFF (decimal 1.0 – LSB value) N1 Page 8 / register 4 and page 8 / register 5 0x0000 N2 Page 8 / register 6 and page 8 / register 7 0x0000 D1 Page 8 / register 8 and page 8 / register 9 0x0000 D2 Page 8 / register 10 and page 8 / register 11 0x0000 N0 Page 8 / register 12 and page 8 / register 13 0x7FFF (decimal 1.0 – LSB value) N1 Page 8 / register 14 and page 8 / register 15 0x0000 N2 Page 8 / register 16 and page 8 / register 17 0x0000 D1 Page 8 / register 18 and page 8 / register 19 0x0000 D2 Page 8 / register 20 and page 8 / register 21 0x0000 N0 Page 8 / register 22 and page 8 / register 23 0x7FFF (decimal 1.0 – LSB value) N1 Page 8 / register 24 and page 8 / register 25 0x0000 N2 Page 8 / register 26 and page 8 / register 27 0x0000 D1 Page 8 / register 28 and page 8 / register 29 0x0000 D2 Page 8 / register 30 and page 8 / register 31 0x0000 N0 Page 8 / register 32 and page 8 / register 33 0x7FFF (decimal 1.0 – LSB value) N1 Page 8 / register 34 and page 8 / register 35 0x0000 N2 Page 8 / register 36 and page 8 / register 37 0x0000 D1 Page 8 / register 38 and page 8 / register 39 0x0000 D2 Page 8 / register 40 and page 8 / register 41 0x0000 N0 Page 8 / register 42 and page 8 / register 43 0x7FFF (decimal 1.0 – LSB value) N1 Page 8 / register 44 and page 8 / register 45 0x0000 N2 Page 8 / register 46 and page 8 / register 47 0x0000 D1 Page 8 / register 48 and page 8 / register 49 0x0000 D2 Page 8 / register 50 and page 8 / register 51 0x0000 N0 Page 8 / register 52 and page 8 / register 53 0x7FFF (decimal 1.0 – LSB value) N1 Page 8 / register 54 and page 8 / register 55 0x0000 N2 Page 8 / register 56 and page 8 / register 57 0x0000 D1 Page 8 / register 58 and page 8 / register 59 0x0000 D2 Page 8 / register 60 and page 8 / register 61 0x0000 7.3.12.1.4 DAC Interpolation Filter Characteristics 7.3.12.1.4.1 Interpolation Filter A Filter A is designed for an fS up to 48 ksps with a flat passband of 0 to 20 kHz. Table 7-24. Specification for DAC Interpolation Filter A PARAMETER CONDITION VALUE (TYPICAL) UNIT Filter-gain pass band 0 … 0.45 fS ±0.015 dB Filter-gain stop band 0.55… 7.455 fS –65 dB 21 / fS s Filter group delay 48 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 DAC Channel Response for Interpolation Filter A (Red line corresponds to –65 dB) 0 –10 Magnitude – dB –20 –30 –40 –50 –60 –70 –80 –90 1 2 3 4 5 6 7 Frequency Normalized to fS G016 Figure 7-27. Frequency Response of DAC Interpolation Filter A 7.3.12.1.4.2 Interpolation Filter B Filter B is specifically designed for an fS of up to 96 ksps. Thus, the flat passband region easily covers the required audio band of 0 to 20 kHz. Table 7-25. Specification for DAC Interpolation Filter B PARAMETER CONDITION VALUE (TYPICAL) UNIT Filter-gain pass band 0 … 0.45 fS ±0.015 dB Filter-gain stop band 0.55… 3.45 fS –58 dB 18 / fS s Filter group delay DAC Channel Response for Interpolation Filter B (Red line corresponds to –58 dB) 0 –10 Magnitude – dB –20 –30 –40 –50 –60 –70 –80 0.5 1.0 1.5 2.0 2.5 3.0 3.5 Frequency Normalized to fS G017 Figure 7-28. Frequency Response of Channel Interpolation Filter B 7.3.12.1.4.3 Interpolation Filter C Filter C is specifically designed for the 192-ksps mode. The pass band extends up to 0.4 × fS (corresponds to 80 kHz), more than sufficient for audio applications. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 49 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-26. Specification for DAC Interpolation Filter C PARAMETER CONDITION VALUE (TYPICAL) UNIT Filter-gain pass band 0 … 0.35 fS ±0.03 dB Filter-gain stop band 0.6… 1.4 fS –43 dB 13 / fS s Filter group delay DAC Channel Response for Interpolation Filter C (Red line corresponds to –43 dB) 0 –10 Magnitude – dB –20 –30 –40 –50 –60 –70 0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 Frequency Normalized to fS G018 Figure 7-29. Frequency Response of DAC Interpolation Filter C 7.3.12.2 DAC Digital-Volume Control The DAC has a digital-volume control block which implements programmable gain. Each channel has an independent volume control that can be varied from 24 dB to –63.5 dB in 0.5-dB steps. The left-channel DAC volume is controlled by writing to page 0 / register 65, bits D7–D0. The right-channel DAC volume can be controlled by writing to page 0 / register 66, bits D7–D0. DAC muting and setting up a master gain control to control both channels occurs by writing to page 0 / register 64, bits D3–D0. The gain is implemented with a soft-stepping algorithm, which only changes the actual volume by 0.125 dB per input sample, either up or down, until the desired volume is reached. The rate of soft-stepping is slowed to one step per two input samples by writing to page 0 / register 63, bits D1–D0. Note that the default source for volume-control level settings is control by register writes (page 0 / register 65 and page 0 / register 66 to control volume). Use of the VOL/MICDET pin to control the DAC volume is ignored until the volume control source selected has been changed to pin control (page 0 / register 116, bit D7 = 1). This functionality is shown in . During soft-stepping, the host does not receive a signal when the DAC has been completely muted. This may be important if the host must mute the DAC before making a significant change, such as changing sample rates. In order to help with this situation, the device provides a flag back to the host through a read-only register, page 0 / register 38, bit D4 for the left channel and bit D0 for the right channel. This information alerts the host when the part has completed the soft-stepping and the actual volume has reached the desired volume level. The soft-stepping feature can be disabled by writing to page 0 / register 63, bits D1–D0. If soft-stepping is enabled, the CODEC_CLKIN signal must be kept active until the DAC power-up flag is cleared. When this flag is cleared, the internal DAC soft-stepping process is complete, and CODEC_CLKIN can be stopped if desired. (The analog volume control can be ramped down using an internal oscillator.) 50 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 7.3.12.3 Volume Control Pin The range of voltages used by the 7-bit SAR ADC is shown in Section 5.5. The volume-control pin is not enabled by default but is enabled by writing 1 to page 0 / register 116, bit D7. The default DAC volume control uses software control of the volume, which occurs if page 0 / register 116, bit D7 = 0. Soft-stepping the volume level is set up by writing to page 0 / register 63, bits D1–D0. When the volume-pin function is used, a 7-bit Vol ADC reads the voltage on the VOL/MICDET pin and updates the digital volume control by overwriting the current value of the volume control. The new volume setting which has been applied because of a change of voltage on the volume control pin is read on page 0 / register 117, bits D6–D0. The 7-bit Vol ADC clock source is selected on page 0 / register 116, bit D6. The update rate is programmed on page 0 / register 116, bits D2–D0 for this 7-bit SAR ADC. Table 7-27 lists The VOL/MICDET pin gain mapping. Table 7-27. VOL/MICDET Pin Gain Mapping VOL/MICDET PIN SAR OUTPUT DIGITAL GAIN APPLIED 0 18 dB 1 17.5 dB 2 17 dB : : 35 0.5 dB 36 0.0 dB 37 –0.5 dB : : 89 –26.5 dB 90 –27 dB 91 –28 dB : : 125 –62 dB 126 –63 dB 127 Mute shows the VOL/MICDET pin connection and functionality. As shown in Table 7-27, the VOL/MICDET pin has a range of volume control from 18 dB down to –63 dB, and mute. However, if less maximum gain is required, then a smaller range of voltage must be applied to the VOL/MICDET pin. Applying a smaller range of voltage occurs by increasing the value of R2 relative to the value of (P1 + R1), so that more voltage is available at the bottom of P1. The circuit must also be designed such that for the values of R1, R2, and P1 chosen, the maximum voltage (top of the potentiometer) does not exceed AVDD/2 (see Figure 7-30). The recommended values for R1, R2, and P1 for several maximum gains are shown in Table 7-28. Note that in typical applications, R1 must not be 0 Ω, as the VOL/MICDET pin must not exceed AVDD/2 for proper ADC operation. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 51 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com AVDD R1 34.8 kW P1 25 kW VOL/MICDET 1 mF R2 9.76 kW AVSS Figure 7-30. Example Analog Volume Control Circuit to VOL/MICDET Pin Table 7-28. VOL/MICDET Pin Gain Scaling ADC VOLTAGE for AVDD = 3.3 V (V) DIGITAL GAIN RANGE (dB) 0 0 to 1.65 18 to –63 7.68 0.386 to 1.642 3 to –63 0.463 to 1.649 0 to –63 R1 (kΩ) P1 (kΩ) R2 (kΩ) 25 25 33 25 34.8 25 9.76 7.3.12.4 Dynamic Range Compression Typical music signals are characterized by crest factors, the ratio of peak signal power to average signal power, of 12 dB or more. To avoid audible distortions due to clipping of peak signals, the gain of the DAC channel must be adjusted so as not to cause hard clipping of peak signals. As a result, during nominal periods, the applied gain is low, causing the perception that the signal is not loud enough. To overcome this problem, dynamic range conpression (DRC) in the TLV320AIC3120 continuously monitors the output of the DAC digital volume control to detect its power level relative to 0 dBFS. When the power level is low, DRC increases the input signal gain to make it sound louder. At the same time, if a peaking signal is detected, it autonomously reduces the applied gain to avoid hard clipping. This results in sounds more pleasing to the ear as well as sounding louder during nominal periods. The DRC functionality in the TLV320AIC3120 is implemented by a combination of processing blocks in the DAC channel as described in Section 7.3.12.1.2. DRC can be disabled by writing to page 0 / register 68, bits D6–D5. DRC typically works on the filtered version of the input signal. The input signals have no audio information at dc and extremely low frequencies; however, they can significantly influence the energy estimation function in the dynamic range compressor (the DRC). Also, most of the information about signal energy is concentrated in the low-frequency region of the input signal. To estimate the energy of the input signal, the signal is first fed to the DRC high-pass filter and then to the DRC low-pass filter. These filters are implemented as first-order IIR filters given by HHPF (z) = HLPF (z) = N0 + N1z -1 215 - D1z -1 N0 + N1z (6) -1 215 - D1z -1 (7) The coefficients for these filters are 16 bits wide in 2s-complement format and are user-programmable through register write as given in Table 7-29. 52 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-29. The DRC HPF and LPF Coefficients COEFFICIENT LOCATION HPF N0 C71 page 9 / register 14 and page 9 / register 15 HPF N1 C72 page 9 / registers 16 and page 9 / register 17 HPF D1 C73 page 9 / registers 18 and page 9 / register 19 LPF N0 C74 page 9 / registers 20 and page 9 / register 21 LPF N1 C75 page 9 / registers 22 and page 9 / register 23 LPF D1 C76 page 9 / registers 24 and page 9 / register 25 The default values of these coefficients implement a high-pass filter with a cutoff at 0.00166 × DAC_fS, and a low-pass filter with a cutoff at 0.00033 × DAC_fS. The output of the DRC high-pass filter is fed to the processing block selected for the DAC channel. The absolute value of the DRC LPF filter is used for energy estimation within the DRC. The gain in the DAC digital volume control is controlled by page 0 / register 65 and page 0 / register 66. When the DRC is enabled, the applied gain is a function of the digital volume control register setting and the output of the DRC. The DRC parameters are described in sections that follow. 7.3.12.4.1 DRC Threshold DRC threshold represents the level of the DAC playback signal at which the gain compression becomes active. The output of the digital volume control in the DAC is compared with the set threshold. The threshold value is programmable by writing to page 0 / register 68, bits D4–D2. The threshold value can be adjusted between –3 dBFS and –24 dBFS in steps of 3 dB. Keeping the DRC threshold value too high may not leave enough time for the DRC block to detect peaking signals, and can cause excessive distortion at the outputs. Keeping the DRC threshold value too low can limit the perceived loudness of the output signal. The recommended DRC threshold value is –24 dB. When the output signal exceeds the set DRC threshold, the interrupt flag bits at page 0 / register 44, bits D3–D2 are updated. These flag bits are sticky in nature, and are reset only after they are read back by the user. The non-sticky versions of the interrupt flags are also available at page 0 / register 46, bits D3–D2. 7.3.12.4.2 DRC Hysteresis DRC hysteresis is programmable by writing to page 0 / register 68, bits D1–D0. These bits can be programmed to represent values between 0 dB and 3 dB in steps of 1dB. DRC hysteresis provides a programmable window around the programmed DRC threshold that must be exceeded for the disabled DRC to become enabled, or the enabled DRC to become disabled. For example, if the DRC threshold is set to –12 dBFS and the DRC hysteresis is set to 3 dB, then if the gain compression in the DRC is inactive, the output of the DAC digital volume control must exceed –9 dBFS before gain compression due to the DRC is activated. Similarly, when the gain compression in the DRC is active, the output of the DAC digital volume control must fall below –15 dBFS for gain compression in the DRC to be deactivated. The DRC hysteresis feature prevents the rapid activation and de-activation of gain compression in the DRC in cases when the output of the DAC digital volume control rapidly fluctuates in a narrow region around the programmed DRC threshold. By programming the DRC hysteresis as 0 dB, the hysteresis action is disabled. The recommended value of DRC hysteresis is 3 dB. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 53 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 7.3.12.4.3 DRC Hold DRC hold time is intended to slow the start of decay for a specified period of time in response to a decrease in energy level. To minimize audible artifacts, TI recommends to set the DRC hold time to 0 through programming page 0 / register 69, bits D6–D3 = 0000. 7.3.12.4.4 DRC Attack Rate When the output of the DAC digital volume control exceeds the programmed DRC threshold, the gain applied in the DAC digital volume control is progressively reduced to avoid the signal from saturating the channel. This process of reducing the applied gain is called attack. To avoid audible artifacts, the gain is reduced slowly with a rate equaling the attack rate, programmable via page 0 / register 70, bits D7–D4. Attack rates can be programmed from 4-dB gain change per 1/DAC_fS to 1.2207e–5-dB gain change per 1/DAC_fS. Attack rates should be programmed such that before the output of the DAC digital volume control can clip, the input signal should be sufficiently attenuated. High attack rates can cause audible artifacts, and tooslow attack rates may not be able to prevent the input signal from clipping. The recommended DRC attack rate value is 1.9531e–4 dB per 1/DAC_fS. 7.3.12.4.5 DRC Decay Rate When the DRC detects a reduction in output signal swing beyond the programmed DRC threshold, the DRC enters a decay state, where the applied gain in the digital-volume control is gradually increased to programmed values. To avoid audible artifacts, the gain is slowly increased with a rate equal to the decay rate programmed through page 0 / register 70, bits D3–D0. The decay rates can be programmed from 1.5625e–3 dB per 1/DAC_fS to 4.7683e–7 dB per 1/DAC_fS. If the decay rates are programmed too high, then sudden gain changes can cause audible artifacts. However, if it is programmed too slow, then the output may be perceived as too low for a long time after the peak signal has passed. The recommended value of DRC decay rate is 2.4414e–5 dB per 1/DAC_fS. 7.3.12.4.6 Example Setup for DRC • • • • • • PGA gain = 12 dB Threshold = –24 dB Hysteresis = 3 dB Hold time = 0 ms Attack rate = 1.9531e–4 dB per 1/DAC_fS Decay rate = 2.4414e–5 dB per 1/DAC_fS Script #Go to Page 0 w 30 00 00 #DAC => 12 db gain left w 30 41 18 #DAC => 12 db gain right w 30 42 18 #DAC => DRC Enabled for both channels, Threshold = -24 db, Hysteresis = 3 dB w 30 44 7F #DRC Hold = 0 ms, Rate of Changes of Gain = 0.5 dB/Fs' w 30 45 00 #Attack Rate = 1.9531e-4 dB/Frame , DRC Decay Rate =2.4414e-5 dB/Frame w 30 46 B6 #Go to Page 9 w 30 00 09 #DRC HPF w 30 0E 7F AB 80 55 7F 56 #DRC LPF W 30 14 00 11 00 11 7F DE 54 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 7.3.12.5 Headset Detection The TLV320AIC3120 device includes extensive capability to monitor a headphone, microphone, or headset jack, to determine if a plug has been inserted into the jack, and then determine what type of headset or headphone is wired to the plug. The device also includes the capability to detect a button press, even, for example, when starting calls on mobile phones with headsets. Figure 7-31 shows the circuit configuration to enable this feature. g g s s Hpout HPOUT Micpga m m VOL/MICDET Micbias MICBIAS S0403-01 Figure 7-31. Jack Connections for Headset Detection Headset Detection is enabled by programming page 0 / register 67, bit D1. In order to avoid false detections because of mechanical vibrations in headset jacks or microphone buttons, a debounce function is provided for glitch rejection. For the case of headset insertion, a debounce function with a range of 32 ms to 512 ms is provided. This can be programmed through page 0 / register 67, bits D4–D2. For improved button-press detection, the debounce function has a range of 8 ms to 32 ms by programming page 0 / register 67, bits D1–D0. The TLV320AIC3120 device also provides feedback to the user when a button press or a headset insertion or removal event is detected through register-readable flags or through an interrupt on the I/O pins. The value in page 0 / register 46, bits D5–D4 provides the instantaneous state of button press and headset insertion. Page 0 / register 44, bit D5 is a sticky (latched) flag that is set when the button-press event is detected. Page 0 / register 44, bit D4 is a sticky flag which is set when the headset insertion or removal event is detected. These sticky flags are set by the event occurrence, and are reset only when read. This requires polling page 0 / register 44. To avoid polling and the associated overhead, the TLV320AIC3120 device also provides an interrupt feature, whereby events can trigger the INT1, the INT2, or both interrupts. These interrupt events can be routed to one of the digital output pins. See Section 7.3.12.6 for details. The TLV320AIC3120 device not only detects a headset insertion event, but also is able to distinguish between the different headsets inserted, such as stereo headphones or cellular headphones. After the headset-detection event, the user can read page 0 / register 67, bits D6–D5 to determine the type of headset inserted. Table 7-30. Headset Detection Block Registers REGISTER DESCRIPTION Page 0 / register 67, bit D1 Headset-detection enable/disable Page 0 / register 67, bits D4–D2 Debounce programmability for headset detection Page 0 / register 67, bits D1–D0 Debounce programmability for button press Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 55 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-30. Headset Detection Block Registers (continued) REGISTER DESCRIPTION Page 0 / register 44, bit D5 Sticky flag for button-press event Page 0 / register 44, bit D4 Sticky flag for headset-insertion or -removal event Page 0 / register 46, bit D5 Status flag for button-press event Page 0 / register 46, bit D4 Status flag for headset insertion and removal Page 0 / register 67, bits D6–D5 Flags for type of headset detected The headset detection block requires AVDD to be powered. The headset detection feature in the TLV320AIC3120 device is achieved with very low power overhead, requiring less than 20 μA of additional current from the AVDD supply. 7.3.12.6 Interrupts Some specific events in the TLV320AIC3120 device that can require host processor intervention are used to trigger interrupts to the host processor. This avoids polling the status-flag registers continuously. The TLV320AIC3120 device has two defined interrupts, INT1 and INT2, that are configured by programming page 0 / register 48 and page 0 / register 49. A user can configure interrupts INT1 and INT2 to be triggered by one or many events, such as: • Headset detection • Button press • DAC DRC signal exceeding threshold • Noise detected by AGC • Overcurrent condition in headphone drivers and speaker drivers • Data overflow in the ADC and DAC processing blocks and filters • DC measurement data available Each of these INT1 and INT2 interrupts can be routed to output pins GPIO1 or DOUT. These interrupt signals can either be configured as a single pulse or a series of pulses by programming page 0 / register 48, bit D0 and page 0 / register 49, bit D0. If the user configures the interrupts as a series of pulses, the events trigger the start of pulses that stop when the flag registers in page 0 / registers 44, 45, and 50 are read by the user to determine the cause of the interrupt. 7.3.12.7 Key-Click Functionality With Beep Generator (PRB_P25) A special algorithm has been included in the digital signal processing block PRB_P25 for generating a digital sine-wave signal that is sent to the DAC. This functionality is intended for generating key-click sounds for user feedback. The sine-wave generator is very flexible (see Table 7-31) and is completely register programmable. Programming page 0 / register 71 through page 0 / register 79 (8 bits each) completely controls the functionality of this generator and allows for differentiating sounds. The two registers used for programming the 16-bit sine-wave coefficient are page 0 / register 76 and page 0 / register 77. The two registers used for programming the 16-bit cosine-wave coefficient are page 0 / register 78 and page 0 / register 79. This coefficient resolution allows virtually any frequency of sine wave in the audio band to be generated, up to fS / 2. The three registers used to control the length of the sine-burst waveform are page 0 / register 73 through page 0 / register 75. The resolution (bit) in the registers of the sine-burst length is one sample time, so this allows great control on the overall time of the sine-burst waveform. This 24-bit length timer supports 16 777 215 sample times. For example, if fS is set at 48 kHz, and the register value equals 96 000 d (01 7700h), then the sine burst lasts exactly 2 seconds. The default settings for the tone generator, based on using a sample rate of 48 kHz, are 1-kHz (approximately) sine wave, with a sine-burst length of five cycles (5 ms). 56 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-31. Beep Generator Register Locations (Page 00h) LEFT BEEP CONTROL RIGHT BEEP CONTROL 71 72 REGISTER BEEP LENGTH SINE COSINE MSB MID LSB MSB LSB MSB LSB 73 74 75 76 77 78 79 Table 7-32. Example Beep-Generator Settings for a 1000-Hz Tone BEEP FREQUENCY (1) BEEP LENGTH SINE COSINE SAMPLE RATE Hz MSB (hex) MID (hex) LSB (hex) MSB (hex) LSB (hex) MSB (hex) LSB (hex) Hz 1000 (1) 0 0 EE 10 D8 7E E3 48 000 These are the default settings. Two registers are used to control the left sine-wave volume and the right sine-wave volume independently. The 6-bit digital volume control used allows level control of 2 dB to –61 dB in 1-dB steps. The left-channel volume is controlled by writing to page 0 / register 71, bits D5–D0. The right-channel volume is controlled by writing to page 0, register 72, bits D5–D0. A master volume control that controls the left and right channels of the beep generator are set up by writing to page 0 / register 72, bits D7–D6. The default volume control setting is 2 dB, which provides the maximum tone-generator output level. For generating other tones, the three tone-generator coefficients are found by running the following script using MATLAB™ : Sine = dec2hex(round(sin(2*π*Fin/Fs)*2^15)) Cosine = dec2hex(round(cos(2*π*Fin/Fs)*2^15)) Beep Length = dec2hex(floor(Fs*Cycle/Fin)) where, Fin = Beep frequency desired Fs = Sample rate Cycle = Number of beep (sine wave) cycles that are required dec2hex = Decimal to hexadecimal conversion function NOTES: 1. Fin must be less than Fs / 4. 2. For the sine and cosine values, if the number of bits is less than the full 16-bit value, then the unused MSBs must be written as 0s. 3. For the beep-length values, if number of bits is less than the full 24-bit value, then the unused MSBs must be written as 0s. Following the beep-volume control is a digital mixer that mixes in a playback data stream whose level has already been set by the DAC volume control. Therefore, once the key-click volume level is set, the keyclick volume is not affected by the DAC volume control, which is the main control available to the end user. shows this functionality. Following the DAC, the signal can be further scaled by the analog output volume control and poweramplifier level control. To insert a beep in the middle of an already-playing signal over DAC, use the following sequence. Before the beep is desired, program the desired beep frequency, volume, and length in the configuration registers. When a beep is desired, use the example configuration script. w w f w w 30 00 00 30 40 0C 30 26 xxx1xxx1 30 0B 02 30 47 80 w 30 0B 82 # # # # # # # # change to Page 0 mute DACs wait for DAC gain flag to be set power down NDAC divider enable beep generator with left channel volume = 0dB, volume level could be different as per requirement power up NDAC divider, in this specific example NDAC = 2, but NDAC could be different value as per overall setup Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 57 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 w 30 40 00 www.ti.com # un-mute DAC to resume playing audio Note that in this scheme the audio signal on the DAC is temporarily muted to enable beep generation. Because powering down of NDAC clock divider is required, do not use the DAC_CLK or DAC_MOD_CLK for generation of I2S clocks. 7.3.12.8 Programming DAC Digital Filter Coefficients The digital filter coefficients must be programmed through the I2C interface. All digital filtering for the DAC signal path must be loaded into the RAM before the DAC is powered on. Note that default ALLPASS filter coefficients for programmable biquads are located in boot ROM. The boot ROM automatically loads the default values into the RAM following a hardware reset (toggling the RESET pin) or after a software reset. After resetting the device, loading boot ROM coefficients into the digital filters requires 100 μs of programming time. During this time, reading or writing to page 8 through page 15 for updating DAC filter coefficient values is not permitted. The DAC should not be powered up until after all of the DAC configurations have been done by the system microprocessor. 7.3.12.9 Updating DAC Digital Filter Coefficients During PLAY When it is required to update the DAC digital filter coefficients or beep generator during play, care must be taken to avoid click and pop noise or even a possible oscillation noise. These artifacts can occur if the DAC coefficients are updated without following the proper update sequence. The correct sequence is shown in Figure 7-32. The values for times listed in Figure 7-32 are conservative and should be used for software purposes. There is also an adaptive mode, in which DAC coefficients can be updated while the DAC is on. For details, see Section 7.3.12.1.3. 58 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Play - Paused Volume Ramp Down Soft Mute Wait (A) ms DAC Volume Ramp Down WAIT Time (A) For fS = 32 kHz ® Wait 25 ms (min) DAC Power Down Update Digital Filter Coefficients For fS = 48 kHz ® Wait 20 ms (min) DAC Volume Ramp Up Time (B) For fS = 32 kHz ® 25 ms For fS = 48 kHz ® 20 ms DAC Power UP Wait 20 ms Restore Previous Volume Level (Ramp) in (B) ms Play - Continue F0024-02 Figure 7-32. Example Flow For Updating DAC Digital Filter Coefficients During Play 7.3.12.10 Digital Mixing and Routing The TLV320AIC3120 has four digital mixing blocks. Each mixer can provide either mixing or multiplexing of the digital audio data. The first mixer/multiplexer can be used to select input data for the mono DAC from left channel, right channel, or a mix of the left and right channels [(L + R) / 2] . This digital routing can be configured by writing to page 0 / register 63, bits D5–D4 for the DAC mono channel. 7.3.12.11 Analog Audio Routing The TLV320AIC3120 has the capability to route the DAC output to either the headphone or the speaker output. If desirable, both output drivers can operate at the same time while playing at different volume levels. The TLV320AIC3120 provides various digital routing capabilities, allowing digital mixing or even channel swapping in the digital domain. All analog outputs other than the selected ones can be powered down for optimal power consumption. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 59 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 7.3.12.11.1 Analog Output Volume Control The output volume control fine tunes the level of the mixer amplifier signal supplied to the headphone driver or the speaker driver. This architecture supports separate and concurrent volume levels for each of the four output drivers. This volume control is also used as part of the output pop-noise reduction scheme. This feature is available even if the ADC and DAC are powered down. 7.3.12.11.2 Headphone Analog-Output Volume Control For the headphone outputs, the analog volume control has a range from 0 dB to –78 dB in 0.5-dB steps for most of the useful range plus mute, which is shown in Table 7-33. This volume control includes softstepping logic. Routing the DAC output signal to the analog volume control occurs by writing to page 1 / register 35, bit D7-D6. Changing the analog volume for the headphone is controlled by writing to page 1 / register 36, bits D6–D0. Routing the signal from the output of the analog volume control to the input of the headphone power amplifier occurs by writing to page 1 / register 36, bit D7. The analog volume-control soft-stepping time is based on the setting in page 0 / register 63, bits D1–D0. 60 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-33. Analog Volume Control for Headphone and Speaker Outputs (for D7 = 1) (1) REGISTER VALUE (D6–D0) (1) ANALOG GAIN (dB) REGISTER VALUE (D6–D0) ANALOG GAIN (dB) REGISTER VALUE (D6–D0) ANALOG GAIN (dB) REGISTER VALUE (D6–D0) ANALOG GAIN (dB) 0 0 30 –15 60 –30.1 90 –45.2 1 –0.5 31 –15.5 61 –30.6 91 –45.8 2 –1 32 –16 62 –31.1 92 –46.2 3 –1.5 33 –16.5 63 –31.6 93 –46.7 4 –2 34 –17 64 –32.1 94 –47.4 5 –2.5 35 –17.5 65 –32.6 95 –47.9 6 –3 36 –18.1 66 –33.1 96 –48.2 7 –3.5 37 –18.6 67 –33.6 97 –48.7 8 –4 38 –19.1 68 –34.1 98 –49.3 9 –4.5 39 –19.6 69 –34.6 99 –50 10 –5 40 –20.1 70 –35.2 100 –50.3 11 –5.5 41 –20.6 71 –35.7 101 –51 12 –6 42 –21.1 72 –36.2 102 –51.4 13 –6.5 43 –21.6 73 –36.7 103 –51.8 14 –7 44 –22.1 74 –37.2 104 –52.2 15 –7.5 45 –22.6 75 –37.7 105 –52.7 16 –8 46 –23.1 76 –38.2 106 –53.7 17 –8.5 47 –23.6 77 –38.7 107 –54.2 18 –9 48 –24.1 78 –39.2 108 –55.3 19 –9.5 49 –24.6 79 –39.7 109 –56.7 20 –10 50 –25.1 80 –40.2 110 –58.3 21 –10.5 51 –25.6 81 –40.7 111 –60.2 22 –11 52 –26.1 82 –41.2 112 –62.7 23 –11.5 53 –26.6 83 –41.7 113 –64.3 24 –12 54 –27.1 84 –42.1 114 –66.2 25 –12.5 55 –27.6 85 –42.7 115 –68.7 26 –13 56 –28.1 86 –43.2 116 –72.2 27 –13.5 57 –28.6 87 –43.8 117–127 –78.3 28 –14 58 –29.1 88 –44.3 29 –14.5 59 –29.6 89 –44.8 Mute when D7 = 0 and D6–D0 = 127 (0x7F). 7.3.12.11.3 Class-D Speaker Analog Output Volume Control For the speaker outputs, the analog volume control has a range from 0 dB to –78 dB in 0.5-dB steps for most of the useful range plus mute, as seen in Table 7-33. The implementation includes soft-stepping logic. Routing the DAC output signal to the analog volume control is done by writing to page 1 / register 35, bit D7-D6. Changing the analog volume for the speaker is controlled by writing to page 1 / register 38, bits D6–D0. Routing the signal from the output of the analog volume control to the input of the speaker amplifier is done by writing to page 1 / register 38, bit D7. The analog volume-control soft-stepping time is based on the setting in page 0 / register 63, bits D1–D0. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 61 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 7.3.12.12 Analog Outputs Various analog routings are supported for playback. All the options can be conveniently viewed on the functional block diagram, . 7.3.12.12.1 Headphone Drivers The TLV320AIC3120 device features a mono headphone driver (HPOUT) that delivers up to 30 mW per channel, at 3.3-V supply voltage, into a 16-Ω load. The headphones are used in a single-ended configuration where an ac-coupling capacitor (dc-blocking) is connected between the device output pins and the headphones. The headphone driver also supports 32-Ω and 10-kΩ loads without changing any control register settings. The headphone drivers can be configured to optimize the power consumption in the lineout-drive mode by writing 11 to page 1 / register 44, bits D2–D1. The output common mode of the headphone and lineout drivers is programmed to 1.35 V, 1.5 V, 1.65 V, or 1.8 V by setting page 1 / register 31, bits D4–D3. Set the common-mode voltage to ≤ AVDD / 2. The headphone driver can be powered on by writing to page 1 / register 31, bit D7. The HPOUT output driver gain can be controlled by writing to page 1 / register 40, bits D6–D3, and it can be muted by writing to page 1 / register 40, bit D2. The TLV320AIC3120 device has a short-circuit protection feature for the headphone drivers, which is always enabled to provide protection. The output condition of the headphone driver during short circuit is programmed by writing to page 1 / register 31, bit D1. If D1 = 0 when a short circuit is detected, the device limits the maximum current to the load. If D1 = 1 when a short circuit is detected, the device powers down the output driver. The default condition for headphones is the current-limiting mode. In case of a short circuit on either channel, the output is disabled and a status flag is provided as read-only bits on page 1 / register 31, bit D0. If shutdown mode is enabled, then as soon as the short circuit is detected, page 1 / register 31, bit D7 (for HPOUT) clears automatically. Next, the device requires a reset to re-enable the output stage. Resetting occurs in two ways. First, the device master reset can be used, which requires either toggling the RESET pin or using the software reset. If master reset is used, it resets all of the registers. Second, a dedicated headphone power-stage reset can also be used to re-enable the output stage, and that keeps all of the other device settings. The headphone power stage reset occurs by setting page 1 / register 31, bit D7 for HPOUT. If the fault condition has been removed, then the device returns to normal operation. If the fault is still present, then another shutdown occurs. Repeated resetting (more than three times) is not recommended, as this could lead to overheating. 7.3.12.12.2 Speaker Drivers The TLV320AIC3120 device has an integrated class-D mono speaker driver (SPKP / SPKM) capable of driving an 8-Ω or 4-Ω differential load. The speaker driver can be powered directly from the battery supply (2.7 V to 5.5 V) on the SPKVDD pins; however, the voltage (including spike voltage) must be limited below the absolute-maximum voltage of 6 V. The speaker driver is capable of supplying 400 mW per channel with a 3.6-V power supply. Through the use of digital mixing, the device can connect one or both digital audio playback data channels to either speaker driver; this also allows digital channel swapping if needed. The class-D speaker driver can be powered on by writing to page 1 / register 32, bit D7. The class-D output driver gain can be controlled by writing to page 1 / register 42, bits D4–D3, and it can be muted by writing to page 1 / register 42, bit D2. The TLV320AIC3120 device has a short-circuit protection feature for the speaker drivers that is always enabled to provide protection. If the output is shorted, the output stage shuts down on the overcurrent condition. (Current limiting is not an available option for the higher-current speaker driver output stage.) In case of a short circuit on either channel, the output is disabled and a status flag is provided as a read-only bit on page 1 / register 32, bit D0. 62 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 If shutdown occurs because of an overcurrent condition, then the device requires a reset to re-enable the output stage. Resetting occurs in two ways. First, the device master reset can be used, which requires either toggling the RESET pin or using the software reset. If master reset is used, it resets all of the registers. Second, a dedicated speaker power-stage reset can be used that keeps all of the other device settings. The speaker power-stage reset occurs by setting page 1 / register 32, bit D7 for SPKP and SPKM. If the fault condition has been removed, then the device returns to normal operation. If the fault is still present, then another shutdown occurs. Repeated resetting (more than three times) is not recommended as this could lead to overheating. To minimize battery current leakage, the SPKVDD voltage levels must not be less than the AVDD voltage level. The TLV320AIC3120 device has a thermal protection (OTP) feature for the speaker drivers which is always enabled to provide protection. If the device overheats, then the output stops switching. When the device cools down, the device resumes switching. An overtemperature status flag is provided as a readonly bit on page 0 / register 3, bit D1. The OTP feature is for self-protection of the device. If die temperature can be controlled at the system or board level, then overtemperature does not occur. 7.3.12.13 Audio-Output Stage-Power Configurations After the device has been configured (following a RESET) and the circuitry has been powered up, the audio output stage can be powered up and powered down by register control. These functions soft-start automatically. The two power stages can be powered up or powered down independently.. See Table 7-34 for register control of audio output stage power configurations. Table 7-34. Audio-Output Stage-Power Configurations AUDIO OUTPUT PINS HPOUT SPKP / SPKM DESIRED FUNCTION PAGE 1 / REGISTER, BIT VALUES Power down HPOUT driver Page 1 / register 31, bit D7 = 0 Power up HPOUT driver Page 1 / register 31, bit D7 = 1 Power down class-D drivers Page 1 / register 32, bit D7 = 0 Power up class-D drivers Page 1 / register 32, bit D7 = 1 7.3.12.14 DAC Setup The following paragraphs are intended to guide a user through the steps necessary to configure the TLV320AIC3120. Step 1 The system clock source (master clock) and the targeted DAC sampling frequency must be identified. Depending on the targeted performance, the decimation filter type (A, B, or C) and DOSR value can be determined: • Filter A should be used for 48-kHz high-performance operation; DOSR must be a multiple of 8. • Filter B should be used for up to 96-kHz operations; DOSR must be a multiple of 4. • Filter C should be used for up to 192-kHz operations; DOSR must be a multiple of 2. In all cases, DOSR is limited in its range by the following condition: 2.8 MHz < DOSR × DAC_fS < 6.2 MHz Based on the identified filter type and the required signal-processing capabilities, the appropriate processing block can be determined from the list of available processing blocks (PRB_P1 to PRB_P25). Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 63 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Based on the available master clock, the chosen DOSR and the targeted sampling rate, the clock-divider values NDAC and MDAC can be determined. If necessary, the internal PLL can add a large degree of flexibility. In summary, CODEC_CLKIN (derived directly from the system clock source or from the internal PLL) divided by MDAC, NDAC, and DOSR must be equal to the DAC sampling rate, DAC_fS. The CODEC_CLKIN clock signal is shared with the DAC clock-generation block. CODEC_CLKIN = NDAC × MDAC × DOSR × DAC_fS To a large degree, NDAC and MDAC can be chosen independently in the range of 1 to 128. In general, NDAC should be as large as possible as long as the following condition can still be met: MDAC × DOSR / 32 ≥ RC RC is a function of the chosen processing block and is listed in Table 7-20. The common-mode voltage setting of the device is determined by the available analog power supply. At this point, the following device-specific parameters are known: PRB_Rx, DOSR, NDAC, MDAC, input and output common-mode values. If the PLL is used, the PLL parameters P, J, D, and R are determined as well. Step 2 Setting up the device via register programming: The following list gives an example sequence of items that must be executed in the time between powering the device up and reading data from the device. Note that there are other valid sequences, depending on which features are used. 1. Define starting point: (a) Power up applicable external power supplies (b) Set register page to 0 (c) Initiate SW reset 2. Program clock settings (a) Program PLL clock dividers P, J, D, and R (if PLL is used) (b) Power up PLL (if PLL is used) (c) Program and power up NDAC (d) Program and power up MDAC (e) Program OSR value (f) Program I2S word length if required (16, 20, 24, or 32 bits) (g) Program the processing block to be used (h) Micellaneous page 0 controls 64 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 3. Program analog blocks (a) Set register page to 1 (b) Program common-mode voltage (c) Program headphone-specific de-pop settings (in case headphone driver is used) (d) Program routing of DAC output to the output amplifier (headphone/lineout or speaker) (e) Unmute and set gain of output drivers (f) Power up output drivers 4. Apply waiting time determined by the de-pop settings and the soft-stepping settings of the driver gain, or poll page 1 / register 63 5. Power up DAC (a) Set register page to 0 (b) Power up DAC channels and set digital gain (c) Unmute digital volume control A detailed example can be found in Section 7.3.12.15. 7.3.12.15 Example Register Setup to Play Digital Data Through DAC and Headphone/Speaker Outputs A typical EVM I2C register control script follows to show how to set up the TLV320AIC3120 in playback mode with fS = 44.1 kHz and MCLK = 11.2896 MHz. # # # # # # # # # # # w # # # w # # # # # w # w # w # # # # w # # # # w # # # # w # # # Key: w 30 XX YY ==> write to I2C address 0x30, to register 0xXX, data 0xYY # ==> comment delimiter The following list gives an example sequence of items that must be executed in the time between powering the device up and reading data from the device. Note that there are other valid sequences depending on which features are used. 1. Define starting point: (a) Power up applicable external hardware power supplies (b) Set register page to 0 30 00 00 (c) Initiate SW reset 30 01 01 2. Program clock settings (a) Program PLL clock dividers P, J, D, R (if PLL is used) PLL_clkin = MCLK,codec_clkin = PLL_CLK 30 04 03 J = 8 30 06 08 D = 0000, D(13:8) = 0, D(7:0) = 0 30 07 00 00 (b) Power up PLL (if PLL is used) PLL Power up, P = 1, R = 1 30 05 91 (c) Program and power up NDAC NDAC is powered up and set to 8 30 0B 88 (d) Program and power up MDAC MDAC is powered up and set to 2 30 0C 82 (e) Program OSR value Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 65 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 # w # # # # # w # # # # w w w w # # # # # w # # # w # # # w # # # # w # # # # w # w # # # # w # w # w # w # # # # # # # w # # # # w # # w # # # # 66 www.ti.com DOSR = 128, DOSR(9:8) = 0, DOSR(7:0) = 128 30 0D 00 80 (f) Program I2S word length if required (16, 20, 24, 32 bits) and master mode (BCLK and WCLK are outputs) mode is i2s, wordlength is 16, slave mode 30 1B 00 (g) Program the processing block to be used select DAC DSP Processing Block PRB_P16 30 3C 10 30 00 08 30 01 04 30 00 00 3. Program analog blocks (a) Set register page to 1 30 00 01 (b) Program common-mode voltage (defalut = 1.35 V) 30 1F 04 (c) Program headphone-specific depop settings (in case headphone driver is used) De-pop, Power on = 800 ms, Step time = 4 ms 30 21 4E (d) Program routing of DAC output to the output amplifier (headphone/lineout or speaker) DAC routed to HPOUT 30 23 40 (e) Unmute and set gain of output driver Unmute HPOUT, set gain = 0 db 30 28 06 Unmute Class-D, set gain = 18 dB 30 2A 1C (f) Power up output drivers HPOUT powered up 30 1F 82 Power-up Class-D drivers 30 20 C6 Enable HPOUT output analog volume, set = -9 dB 30 24 92 Enable Class-D output analog volume, set = -9 dB 30 26 92 4. Apply waiting time determined by the de-pop settings and the soft-stepping settings of the driver gain or poll page 1 / register 63 5. Power up DAC (a) Set register page to 0 30 00 00 (b) Power up DAC channels and set digital gain Powerup DAC (soft step enabled) 30 3F 94 DAC gain = -22 dB 30 41 D4 (c) Unmute digital volume control Unmute DAC Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 w 30 40 04 7.3.13 CLOCK Generation and PLL The TLV320AIC3120 device supports a wide range of options for generating clocks for the ADC and DAC sections as well as interface and other control blocks as shown in Figure 7-33. The clocks for the ADC and DAC require a source reference clock. This clock is provided on a variety of device pins, such as the MCLK, BCLK, or GPIO1 pins. The source reference clock for the codec is chosen by programming the CODEC_CLKIN value on page 0 / register 4, bits D1–D0. The CODEC_CLKIN is then routed through highly-flexible clock dividers shown in Figure 7-33 to generate the various clocks required for the ADC, DAC, and digital processing sections. In the event that the desired audio or miniDSP clocks cannot be generated from the reference clocks on MCLK, BCLK, or GPIO1, the TLV320AIC3120 device also provides the option of using the on-chip PLL which supports a wide range of fractional multiplication values to generate the required clocks. Starting from CODEC_CLKIN, the TLV320AIC3120 device provides several programmable clock dividers to help achieve a variety of sampling rates for the ADC, DAC. BCLK MCLK DIN GPIO1 PLL_CLKIN PLL ´ (R ´ J.D)/P BCLK MCLK GPIO1 PLL_CLK CODEC_CLKIN ¸ NDAC To DAC_miniDSP Clock Generation NDAC = 1, 2, ..., 127, 128 ¸ NADC NADC = 1, 2, ..., 127, 128 DAC_CLK To ADC_miniDSP Clock Generation ADC_CLK ¸ MDAC MDAC = 1, 2, ..., 127, 128 ¸ MADC MADC = 1, 2, ..., 127, 128 ADC_MOD_CLK DAC_MOD_CLK ¸ DOSR DOSR = 1, 2, ..., 1023, 1024 ¸ AOSR DAC_fS AOSR = 1, 2, ..., 255, 256 ADC_fS B0357-02 Figure 7-33. Clock Distribution Tree Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 67 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 DAC _ MOD _ CLK = DAC _ fS = CODEC _ CLKIN NDAC ´ MDAC CODEC _ CLKIN NDAC ´ MDAC ´ DOSR www.ti.com ADC _ MOD _ CLK = ADC _ fS = CODEC _ CLKIN NADC ´ MADC CODEC _ CLKIN NADC ´ MADC ´ AOSR (8) Table 7-35. CODEC CLKIN Clock Dividers DIVIDER BITS NDAC Page 0 / register 11, bits D6–D0 MDAC Page 0 / register 12, bits D6–D0 DOSR Page 0 / register 13, bits D1–D0 and page 0 / register 14, bits D7–D0 NADC Page 0 / register 18, bits D6–D0 MADC Page 0 / register 19, bits D6–D0 AOSR Page 0 / register 20, bits D7–D0 The DAC modulator is clocked by DAC_MOD_CLK. For proper power-up operation of the DAC channel, this clock must be enabled by configuring the NDAC and MDAC clock dividers (page 0 / register 11, bit D7 = 1 and page 0 / register 12, bit D7 = 1). When the DAC channel is powered down, the device internally initiates a power-down sequence for proper shutdown. During this shutdown sequence, the NDAC and MDAC dividers must not be powered down, or else a proper low-power shutdown may not take place. The user can read back the power-status flag at page 0 / register 37, bit D7 and page 0 / register 37, bit D3. When both of the flags indicate power-down, the MDAC divider may be powered down, followed by the NDAC divider. Note that when the ADC clock dividers are powered down, the ADC clock is derived from the DAC clocks. The ADC modulator is clocked by ADC_MOD_CLK. For proper power-up of the ADC channel, these clocks are enabled by the NADC and MADC clock dividers (page 0 / register 18, bit D7 = 1 and page 0 / register 19, bit D7 = 1). When the ADC channel is powered down, the device internally initiates a powerdown sequence for proper shutdown. During this shutdown sequence, the NADC and MADC dividers must not be powered down, or else a proper low-power shutdown may not take place. The user can read back the power-status flag from page 0 / register 36, bit D6. When this flag indicates power down, the MADC divider may be powered down, followed by NADC divider. When ADC_CLK (ADC DSP clock) is derived from the NDAC divider output, the NDAC must be kept powered up until the power-down status flags for ADC do not indicate power down. When the input to the AOSR clock divider is derived from DAC_MOD_CLK, then MDAC must be powered up when ADC_fS is needed (for example, when WCLK is generated by the TLV320AIC3120 device or AGC is enabled) and can be powered down only after the ADC power-down flags indicate power-down status. In general, for proper operation, all the root clock dividers must power down only after the child clock dividers have powered down. The TLV320AIC3120 device also has options for routing some of the internal clocks to the output pins of the device to be used as general-purpose clocks in the system. The feature is shown in Figure 7-35. 68 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 DAC_MOD_CLK ADC_MOD_CLK ADC_CLK DAC_CLK BDIV_CLKIN N = 1, 2, ..., 127, 128 ÷N BCLK Figure 7-34. BCLK Output Options In the mode when the TLV320AIC3120 device is configured to drive the BCLK pin (page 0 / register 27, bit D3 = 1), the device is driven as the divided value of BDIV_CLKIN. The division value is programmed in page 0 / register 30, bits D6–D0 from 1 to 128. The BDIV_CLKIN is configurable to be one of DAC_CLK (DAC DSP clock), DAC_MOD_CLK, ADC_CLK (ADC DSP clock) or ADC_MOD_CLK by configuring the BDIV_CLKIN multiplexer in page 0 / register 29, bits D1–D0. Additionally, a general-purpose clock can be driven out on either GPIO1 or DOUT. This clock can be a divided-down version of CDIV_CLKIN. The value of this clock divider can be programmed from 1 to 128 by writing to page 0 / register 26, bits D6–D0. CDIV_CLKIN can also be programmed as one of the clocks among the list shown in Figure 7-35. This is controlled by programming the multiplexer in page 0 / register 25, bits D2–D0. PLL_CLK MCLK BCLK DIN DAC_MOD_CLK DAC_CLK ADC_MOD_CLK ADC_CLK CDIV_CLKIN M = 1, 2, ..., 127, 128 ÷M CLKOUT GPIO1 DOUT Figure 7-35. General-Purpose Clock Output Options Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 69 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-36. Maximum TLV320AIC3120 Clock Frequencies DVDD ≥ 1.65 V CLOCK CODEC_CLKIN ≤ 110 MHz ADC_CLK (ADC DSP clock) ≤ 49.152 MHz ADC_miniDSP_CLK ≤ 24.576 MHz ADC_MOD_CLK 6.758 MHz ADC_fS 0.192 MHz DAC_CLK (DAC DSP clock) ≤ 49.152 MHz DAC_miniDSP_CLK ≤ 49.152 MHz with DRC disabled ≤ 48 MHz with DRC enabled DAC_MOD_CLK 6.758 MHz DAC_fS 0.192 MHz BDIV_CLKIN 55 MHz CDIV_CLKIN 100 MHz when M is odd 110 MHz when M is even 7.3.13.1 PLL For lower power consumption, the best process is to derive the internal audio processing clocks using the simple dividers. When the input MCLK or other source clock is not an integer multiple of the audio processing clocks then using the on-board PLL is necessary. The TLV320AIC3120 fractional PLL generates an internal master clock that produces the processing clocks required by the ADC, DAC, and miniDSP. The programmability of this PLL allows operation from a wide variety of clocks that may be available in the system. The PLL input supports clocks varying from 512 kHz to 20 MHz and is register-programmable to enable generation of the required sampling rates with fine resolution. The PLL turns on by writing to page 0 / register 5, bit D7. When the PLL is enabled, the PLL output clock, PLL_CLK, is given by Equation 9. PLL_CLKIN ´ R ´ J.D PLL_CLK = P where • • • • R = 1, 2, 3, ..., 16 (page 0 / register 5, default value = 1) J = 1, 2,3, … , 63, (page 0 / register 6, default value = 4) D = 0, 1, 2, …, 9999 (page 0 / register 7 and page 0 / register 8, default value = 0) P = 1, 2, 3, …, 8 (page 0 / register 5, default value = 1) (9) The PLL turns on through page 0 / register 5, bit D7. The variable P is programmed through page 0 / register 5, bits D6–D4. The variable R is programmed through page 0 / register 5, bits D3–D0. The variable J is programmed through page 0 / register 6, bits D5–D0. The variable D is 14 bits and is programmed into two registers. The MSB portion is programmed through page 0 / register 7, bits D5–D0, and the LSB portion is programmed thrugh page 0 / register 8, bits D7–D0. For proper update of the Ddivider value, page 0 / register 7 must be programmed first, followed immediately by page 0 / register 8. The new value of D does not take effect unless the write to page 0 / register 8 is complete. When the PLL is enabled, the following conditions must be satisfied: • When the PLL is enabled and D = 0, the following conditions must be satisfied for PLL_CLKIN: PLL _ CLKIN 512 kHz £ £ 20 MHz P (10) 80 MHz ≤ (PLL_CLKIN × J.D. × R / P) ≤ 110 MHz • 70 4 ≤ R × J ≤ 259 When the PLL is enabled and D ≠ 0, the following conditions must be satisfied for PLL_CLKIN: Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 10 MHz £ PLL _ CLKIN £ 20 MHz P (11) 80 MHz ≤ PLL_CLKIN × J.D. × R / P ≤ 110 MHz R=1 The PLL can power up independently from the ADC and DAC blocks, and can also be used as a generalpurpose PLL by routing the PLL output to the GPIO output. After powering up the PLL, PLL_CLK is available typically after 10 ms. The clocks for the codec and various signal processing blocks, CODEC_CLKIN, are generated from the MCLK input, BCLK input, GPIO input, or PLL_CLK (page 0 / register 4, bits D1–D0). If CODEC_CLKIN is derived from the PLL, then the PLL must be powered up first and powered down last. Table 7-37 lists several example cases of typical PLL_CLKIN rates and how to program the PLL to achieve a sample rate fS of either 44.1 kHz or 48 kHz. Table 7-37. PLL Example Configurations PLL_CLKIN (MHz) PLLP PLLR PLLJ 2.8224 1 3 10 5.6448 1 3 5 12 1 1 13 1 1 16 1 19.2 48 PLLD MADC NADC AOSR MDAC NDAC DOSR 0 3 5 128 3 5 128 0 3 5 128 3 5 128 7 560 3 5 128 3 5 128 6 3504 2 9 104 6 3 104 1 5 2920 3 5 128 3 5 128 1 1 4 4100 3 5 128 3 5 128 4 1 7 560 3 5 128 3 5 128 2.048 1 3 14 0 2 7 128 7 2 128 3.072 1 4 7 0 2 7 128 7 2 128 4.096 1 3 7 0 2 7 128 7 2 128 6.144 1 2 7 0 2 7 128 7 2 128 8.192 fS = 44.1 kHz fS = 48 kHz 1 4 3 0 2 8 128 4 4 128 12 1 1 7 1680 2 7 128 7 2 128 16 1 1 5 3760 2 7 128 7 2 128 19.2 1 1 4 4800 2 7 128 7 2 128 48 4 1 7 1680 2 7 128 7 2 128 7.3.14 Timer The internal clock runs nominally at 8.2 MHz. This is used for various internal timing intervals, de-bounce logic, and interrupts. The MCLK divider must be set in such a way that the divider output is approximately 1 MHz for the timers to be closer to the programmed value. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 71 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Powered on if internal oscillator is selected Internal Oscillator ÷8 0 Interval timers MCLK Programmable Divider Used for de-bounce time for headset detection logic, various power up timers and for generation of interrupts 1 P3/R16, Bits D6-D0 P3/R16, Bit D7 Figure 7-36. Interval Timer Clock Selection 7.3.15 Digital Audio and Control Interface 7.3.15.1 Digital Audio Interface Audio data is transferred between the host processor and the TLV320AIC3120 device through the digital audio data, serial interface, or audio bus. The audio bus on this device is very flexible, including left- or right-justified data options, support for I2S or PCM protocols, programmable data length options, a TDM mode for multichannel operation, very flexible master and slave configurability for each bus-clock line, and the ability to communicate with multiple devices within a system directly. NOTE The TLV320AIC3120 device has a mono DAC which inputs the mono data from the digital audio data serial interface as the left channel, the right channel, or a mix of the left and right channels as [(L + R) ÷ 2] (page 0 / register 63, bits D5–D4). The TLV320AIC3120 device has a mono ADC which outputs the same data to both the left and right channels of the digital audio data serial interface output. See for the signal flow of the DAC and ADC. The audio bus of the TLV320AIC3120 device can be configured for left-justified or right-justified, I2S, DSP, or TDM modes of operation, where communication with standard telephony PCM interfaces is supported within the TDM mode. These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits by configuring page 0 / register 27, bits D5–D4. In addition, the word clock and bit clock can be independently configured in either master or slave mode, for flexible connectivity to a wide variety of processors. The word clock defines the beginning of a frame, and can be programmed as either a pulse or a square-wave signal. The frequency of this clock corresponds to the maximum of the selected ADC and DAC sampling frequencies. The bit clock is used to clock-in and clock-out the digital audio data across the serial bus. When in master mode, this signal can be programmed to generate variable clock pulses by controlling the bit-clock divider in page 0 / register 30 (see Figure 7-33). The number of bit-clock pulses in a frame can require adjustment to accommodate various word lengths as well as to support the case when multiple TLV320AIC3120s share the same audio bus. The TLV320AIC3120 device also includes a feature to offset the position of start-of-data transfer with respect to the word clock. This offset is controlled in terms of number of bit-clocks and can be programmed in page 0 / register 28. 72 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 The TLV320AIC3120 device also has the feature of inverting the polarity of the bit clock used for transferring the audio data as compared to the default clock polarity used. This feature can be used independently of the mode of audio interface chosen. This can be configured through page 0 / register 29, bit D3. The TLV320AIC3120 device further includes programmability (page 0 / register 27, bit D0) to place the DOUT line in the high-impedance state during all bit clocks when valid data is not being sent. By combining this capability with the ability to program at what bit clock in a frame the audio data begins, time-division multiplexing (TDM) is accomplished, enabling the use of multiple codecs on a single audio serial data bus. When the audio serial data bus is powered down while configured in master mode, the pins associated with the interface are put into a high-impedance output condition. By default, when the word clocks and bit clocks are generated by the TLV320AIC3120 device, these clocks are active only when the codecs (ADC, DAC or both) are powered up within the device. This is done to save power. However, it also supports a feature when both the word clocks and bit clocks can be active even when the codec in the device is powered down. This is useful when using the TDM mode with multiple codecs on the same bus, or when word clocks or bit clocks are used in the system as generalpurpose clocks. 7.3.15.1.1 Right-Justified Mode The audio interface of the TLV320AIC3120 can enter the right-justified mode by programming page 0 / register 27, bits D7–D6 = 10. In right-justified mode, the LSB of the left channel is valid on the rising edge of the bit clock preceding the falling edge of the word clock. Similarly, the LSB of the right channel is valid on the rising edge of the bit clock preceding the rising edge of the word clock. 1/fs WCLK BCLK Left Channel DIN/DOUT 0 n-1 n-2 n-3 MSB Right Channel 2 1 0 LSB n-1 n-2 n-3 2 MSB 1 0 LSB Figure 7-37. Timing Diagram for Right-Justified Mode For the right-justified mode, the number of bit clocks per frame should be greater-than or equal-to twice the programmed word length of the data. 7.3.15.1.2 Left-Justified Mode The audio interface of the TLV320AIC3120 can enter the left-justified mode by programming page 0 / register 27, bits D7–D6 = 11. In left-justified mode, the MSB of the right channel is valid on the rising edge of the bit clock following the falling edge of the word clock. Similarly, the MSB of the left channel is valid on the rising edge of the bit clock following the rising edge of the word clock. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 73 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 WORD CLOCK www.ti.com LEFT CHANNEL RIGHT CHANNEL BIT CLOCK DATA N N N - - 1 2 3 3 2 1 N N N - - 1 2 3 0 3 LD(n) 2 1 N N N - - 1 2 3 0 RD(n) LD(n) = n'th sample of left channel data LD(n+1) RD(n) = n'th sample of right channel data Figure 7-38. Timing Diagram for Left-Justified Mode WORD CLOCK LEFT CHANNEL RIGHT CHANNEL BIT CLOCK N N N - - 1 2 3 DATA 3 2 1 N N N - - 1 2 3 0 LD(n) 3 2 1 0 RD(n) LD(n) = n'th sample of left channel data N N N - - 1 2 3 LD(n+1) RD(n) = n'th sample of right channel data Figure 7-39. Timing Diagram for Left-Justified Mode With Offset = 1 WORD CLOCK LEFT CHANNEL RIGHT CHANNEL BIT CLOCK DATA N N N - - 1 2 3 3 2 1 N N N - - 1 2 3 0 LD(n) 3 2 1 0 RD(n) LD(n) = n'th sample of left channel data N N N - - 1 2 3 3 LD(n+1) RD(n) = n'th sample of right channel data Figure 7-40. Timing Diagram for Left-Justified Mode With Offset = 0 and Inverted Bit Clock For the left-justified mode, the number of bit clocks per frame should be greater-than or equal-to twice the programmed word length of the data. Also, the programmed offset value should be less than the number of bit clocks per frame by at least the programmed word length of the data. 7.3.15.1.3 I2S Mode The audio interface of the TLV320AIC3120 device enters I2S mode by programming page 0 / register 27, bits D7–D6 = to 00. In I2S mode, the MSB of the left channel is valid on the second rising edge of the bit clock after the falling edge of the word clock. Similarly, the MSB of the right channel is valid on the second rising edge of the bit clock after the rising edge of the word clock. 74 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 WORD CLOCK LEFT CHANNEL RIGHT CHANNEL BIT CLOCK DATA N N N - - 1 2 3 3 2 1 N N N - - 1 2 3 0 LD(n) 3 2 1 N N N - - 1 2 3 0 RD(n) LD(n) = n'th sample of left channel data 3 LD(n+1) RD(n) = n'th sample of right channel data Figure 7-41. Timing Diagram for I2S Mode WORD CLOCK LEFT CHANNEL RIGHT CHANNEL BIT CLOCK DATA N 1 5 4 3 2 1 N 1 0 5 4 LD(n) 3 2 1 N 1 0 RD(n) LD(n) = n'th sample of left channel data 5 LD (n+1) RD(n) = n'th sample of right channel data 2 Figure 7-42. Timing Diagram for I S Mode With Offset = 2 WORD CLOCK LEFT CHANNEL RIGHT CHANNEL BIT CLOCK DATA N N N - - 1 2 3 3 2 1 N N N - - 1 2 3 0 LD(n) 3 2 1 N N N - - 1 2 3 0 RD(n) LD(n) = n'th sample of left channel data 3 LD(n+1) RD(n) = n'th sample of right channel data 2 Figure 7-43. Timing Diagram for I S Mode With Offset = 0 and Bit Clock Inverted For I2S mode, the number of bit clocks per channel should be greater-than or equal-to the programmed word length of the data. Also, the programmed offset value should be less than the number of bit clocks per frame by at least the programmed word length of the data. Figure 7-44 shows the timing diagram for I2S mode for the mono audio ADC. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 75 TLV320AIC3120 www.ti.com 0 LSB 1 2 MSB n–1 n–2 n–3 0 LSB 1 2 MSB n–1 n–2 n–3 0 LSB 0 LSB n–1 n–2 n–3 1 2 n–1 n–2 n–3 MSB DOUT BCLK WCLK 1 Clock Before MSB 1/fS MSB 2 1 ADC Mono Channel (D0) ADC Mono Channel (D0) ADC Mono Channel (D1) 1/fS ADC Mono Channel (D1) n–1 T0202-03 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Figure 7-44. Timing Diagram for I2S Mode for Mono Audio ADC 76 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 7.3.15.1.4 DSP Mode The audio interface of the TLV320AIC3120 can enter DSP mode by programming page 0 / register 27, bits D7–D6 = 01. In DSP mode, the falling edge of the word clock starts the data transfer with the leftchannel data first and immediately followed by the right-channel data. Each data bit is valid on the falling edge of the bit clock. WORD CLOCK LEFT CHANNEL RIGHT CHANNEL BIT CLOCK DATA N N N - - 1 2 3 3 2 1 0 N N N - - 1 2 3 LD(n) 3 2 1 N N N - - 1 2 3 0 RD(n) LD(n) = n'th sample of left channel data 3 LD (n+1) RD(n) = n'th sample of right channel data Figure 7-45. Timing Diagram for DSP Mode WORD CLOCK LEFT CHANNEL RIGHT CHANNEL BIT CLOCK DATA N N N - - 1 2 3 3 2 1 0 N N N - - 1 2 3 LD(n) 3 2 1 0 N N N - - 1 2 3 RD(n) LD(n) = n'th sample of left channel data LD(n+1) RD(n) = n'th sample of right channel data Figure 7-46. Timing Diagram for DSP Mode With Offset = 1 WORD CLOCK LEFT CHANNEL RIGHT CHANNEL BIT CLOCK DATA N N N - - 1 2 3 3 2 1 0 LD(n) N N N - - 1 2 3 3 2 1 0 N N N - - 1 2 3 RD(n) 3 LD(n+1) Figure 7-47. Timing Diagram for DSP Mode With Offset = 0 and Bit Clock Inverted For the DSP mode, the number of bit clocks per frame should be greater-than or equal-to twice the programmed word length of the data. Also, the programmed offset value should be less than the number of bit clocks per frame by at least the programmed word length of the data. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 77 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 7.3.15.2 Primary and Secondary Digital Audio Interface Selection The audio serial interface on the TLV320AIC3120 has extensive I/O control to allow communication with two independent processors for audio data. The processors can communicate with the device one at a time. This feature is enabled by register programming of the various pin selections. Table 7-38 shows the primary and secondary audio interface selection and registers. Table 7-39 shows the selection criteria for generating ADC_WCLK. Figure 7-48 is a high-level diagram showing the general signal flow and multiplexing for the primary and secondary audio interfaces. For detailed information, see Table 7-38, Table 7-39, and the register definitions in . Table 7-38. Primary and Secondary Audio Interface Selection DESIRED PIN FUNCTION POSSIBLE PINS Primary WCLK (OUT) WCLK Primary WCLK (IN) WCLK Primary BCLK (OUT) BCLK Primary BCLK (IN) BCLK Primary DIN (IN) DIN Primary DOUT (OUT) DOUT GPIO1 Secondary WCLK (OUT) DOUT Secondary WCLK (IN) GPIO1 GPIO1 Secondary BCLK (OUT) DOUT Secondary BCLK (IN) Secondary DIN (IN) Secondary DOUT (OUT) 78 GPIO1 GPIO1 GPIO1 PAGE 0 REGISTERS COMMENT R27/D2 = 1 Primary WCLK is output from codec R33/D5–D4 Select source of primary WCLK (DAC_fs, ADC_fs, or secondary WCLK) R27/D2 = 0 Primary WCLK is input to codec R27/D3 = 1 Primary BCLK is output from codec R33/D7 Select source of primary WCLK (internal BCLK or secondary BCLK) R27/D3 = 0 Primary BCLK is input to codec R32/D0 Select DIN to internal interface (0 = primary DIN; 1 = secondary DIN) R53/D3–D1 = 001 DOUT = primary DOUT for codec interface R33/D1 Select source for DOUT (0 = DOUT from interface block; 1 = secondary DIN) R31/D4–D2 = 000 Secondary WCLK obtained from GPIO1 pin R51/D5–D2 = 1001 GPIO1 = secondary WCLK output R33/D3–D2 Select source of secondary WCLK (DAC_fs, ADC_fs, or primary WCLK) R31/D4–D2 = 011 Secondary WCLK obtained from DOUT pin R53/D3–D1 = 111 DOUT = secondary WCLK output R33/D3–D2 Select source of secondary WCLK (DAC_fs, ADC_fs, or primary WCLK) R31/D4–D2 = 000 Secondary WCLK obtained from GPIO1 pin R51/D5–D2 = 0001 GPIO1 enabled as secondary input R31/D7–D5 = 000 Secondary BCLK obtained from GPIO1 pin R51/D5–D2 = 1000 GPIO1 = secondary BCLK output R33/D6 Select source of secondary BCLK (primary BCLK or internal BCLK) R31/D7–D5 = 011 Secondary BCLK obtained from DOUT pin R53/D3–D1 = 110 DOUT = secondary BCLK output R33/D6 Select source of secondary BCLK (primary BCLK or internal BCLK) R31/D7–D5 = 000 Secondary BCLK obtained from GPIO1 pin R51/D5–D2 = 0001 GPIO1 enabled as secondary input R31/D1–D0 = 00 Secondary DIN obtained from GPIO1 pin R51/D5–D2 = 0001 GPIO1 enabled as secondary input R51/D5–D2 = 1011 GPIO1 = secondary DOUT R33/D0 Select source for secondary DOUT (0 = primary DIN; 1 = DOUT from interface block) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-39. Generation of ADC_WCLK ADC_WCLK DIRECTION OUTPUT INPUT POSSIBLE PINS GPIO1 GPIO1 PAGE 0 REGISTERS COMMENT R32/D7–D5 = 000 ADC_WCLK obtained from GPIO1 pin R51/D5–D2 = 0111 GPIO1 = ADC_WCLK R32/D1 Select source of Internal ADC_WCLK (0 = DAC_WCLK; 1 = ADC_WCLK) R32/D7–D5 = 000 ADC_WCLK obtained from GPIO1 pin R51/D5–D2 = 0001 GPIO1 enabled as secondary input R32/D1 Select source of internal ADC_WCLK (0 = DAC_WCLK; 1 = ADC_WCLK) BCLK BCLK BCLK BCLK_INT S_BCLK S_BCLK BCLK_OUT WCLK WCLK WCLK DAC_WCLK_INT S_WCLK DAC_fS S_WCLK ADC_fS DIN DOUT WCLK ADC_WCLK_INT DOUT_int ADC_WCLK DOUT DIN Audio Digital Serial Interface S_DIN Primary Audio Processor DIN DIN_INT S_DIN GPIO1 ADC_WCLK ADC_fS GPIO1 BCLK BCLK2 S_BCLK BCLK DOUT BCLK_OUT BCLK_OUT Secondary Audio Processor DAC_fS GPIO1 WCLK S_WCLK WCLK2 DOUT Clock Generation WCLK DAC_fS ADC_fS ADC_fS GPIO1 DOUT S_DIN DOUT_int GPIO1 DIN (S_DOUT) DIN Figure 7-48. Audio Serial Interface Multiplexing Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 79 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 7.3.15.3 Control Interface The TLV320AIC3120 control interface supports the I2C communication protocol. 7.3.15.3.1 I2C Control Mode The TLV320AIC3120 supports the I2C control protocol, and responds to the I2C address of 0011 000. I2C is a two-wire, open-drain interface supporting multiple devices and masters on a single bus. Devices on the I2C bus only drive the bus lines LOW by connecting them to ground; they never drive the bus lines HIGH. Instead, the bus wires are pulled HIGH by pullup resistors, so the bus wires are HIGH when no device is driving them LOW. This way, two devices cannot conflict; if two devices drive the bus simultaneously, there is no driver contention. Communication on the I2C bus always takes place between two devices, one acting as the master and the other acting as the slave. Both masters and slaves can read and write, but slaves can only do so under the direction of the master. Some I2C devices can act as masters or slaves, but the TLV320AIC3120 can only act as a slave device. An I2C bus consists of two lines, SDA and SCL. SDA carries data, and the SCL signal provides the clock. All data is transmitted across the I2C bus in groups of eight bits. To send a bit on the I2C bus, the SDA line is driven to the appropriate level while SCL is LOW (a LOW on SDA indicates the bit is zero, while a HIGH indicates the bit is one). Once the SDA line has settled, the SCL line is brought HIGH, then LOW. This pulse on the SCL line clocks the SDA bit into the receiver shift register. The I2C bus is bidirectional: the SDA line is used both for transmitting and receiving data. When a master reads from a slave, the slave drives the data line; when a master sends to a slave, the master drives the data line. Most of the time the bus is idle, no communication is taking place, and both lines are HIGH. When communication is taking place, the bus is active. Only master devices can start communication on the bus. Generally, the data line is only allowed to change state while the clock line is LOW. If the data line changes state while the clock line is HIGH, it is either a START condition or the counterpart, a STOP condition. A START condition is when the clock line is HIGH and the data line goes from HIGH to LOW. A STOP condition is when the clock line is HIGH and the data line goes from LOW to HIGH. After the master issues a START condition, it sends a byte that selects the slave device for communication. This byte is called the address byte. Each device on an I2C bus has a unique 7-bit address to which it responds. (Slaves can also have 10-bit addresses; see the I2C specification for details.) The master sends an address in the address byte, together with a bit that indicates whether it is to read from or write to the slave device. Every byte transmitted on the I2C bus, whether it is address or data, is acknowledged with an acknowledge bit. When a master has finished sending a byte (eight data bits) to a slave, it stops driving SDA and waits for the slave to acknowledge the byte. The slave acknowledges the byte by pulling SDA LOW. The master then sends a clock pulse to clock the acknowledge bit. Similarly, when a master has finished reading a byte, it pulls SDA LOW to acknowledge this to the slave. It then sends a clock pulse to clock the bit. (Remember that the master always drives the clock line.) A not-acknowledge is performed by simply leaving SDA HIGH during an acknowledge cycle. If a device is not present on the bus, and the master attempts to address the device, the master receives a notacknowledge because no device is present at that address to pull the line LOW. When a master has finished communicating with a slave, it may issue a STOP condition. When a STOP condition is issued, the bus becomes idle again. A master may also issue another START condition. When a START condition is issued while the bus is active, it is called a repeated START condition. The TLV320AIC3120 can also respond to and acknowledge a general call, which consists of the master issuing a command with a slave address byte of 00h. This feature is disabled by default, but can be enabled through page 0 / register 34, bit D5. 80 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 SCL DA(6) SDA Start (M) DA(0) 7-bit Device Address (M) RA(7) Slave Ack (S) Write (M) RA(0) 8-bit Register Address (M) D(7) Slave Ack (S) D(0) 8-bit Register Data (M) Slave Ack (S) Stop (M) (M) => SDA Controlled by Master (S) => SDA Controlled by Slave Figure 7-49. I2C Write SCL DA(6) SDA Start (M) DA(0) 7-bit Device Address (M) RA(7) Write (M) Slave Ack (S) DA(6) RA(0) 8-bit Register Address (M) Slave Ack (S) Repeat Start (M) DA(0) 7-bit Device Address (M) D(7) Read (M) Slave Ack (S) D(0) 8-bit Register Data (S) Master No Ack (M) Stop (M) (M) => SDA Controlled by Master (S) => SDA Controlled by Slave Figure 7-50. I2C Read In the case of an I2C register write, if the master does not issue a STOP condition, then the device enters auto-increment mode. So in the next eight clocks, the data on SDA is treated as data for the next incremental register. Similarly, in the case of an I2C register read, after the device has sent out the 8-bit data from the addressed register, if the master issues a ACKNOWLEDGE, the slave takes over control of the SDA bus and transmits for the next eight clocks the data of the next incremental register. 7.4 7.4.1 Register Map TLV320AIC3120 Register Map All features on this device are addressed using the I2C bus. All of the writable registers can be read back. However, some registers contain status information or data, and are only available for reading. The TLV320AIC3120 device contains several pages of 8-bit registers, and each page can contain up to 128 registers. The register pages are divided up based on functional blocks for this device. Page 0 is the default home page after RESET. Page control occurs by writing a new page value into register 0 of the current page. The control registers for the TLV320AIC3120 device are described in detail as follows. All registers are 8 bits in width, with D7 referring to the most-significant bit of each register, and D0 referring to the leastsignificant bit. Pages 0, 1, 3–5, 8–15, 32–43, and 64–95. All other pages and registers are reserved. Do not read from or write to reserved pages and registers. Also, do not write other than the reset values for the reserved bits and read-only bits of non-reserved registers; otherwise, device functionality failure can occur. NOTE Note that the page and register numbers are shown in decimal format. For use in microcode, these decimal values may need to be converted to hexadecimal format. For convenience, the register numbers are shown in both formats, whereas the page numbers are shown only in decimal format. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 81 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-40. Summary of Register Map PAGE NUMBER DESCRIPTION 0 Page 0 is the default page on power up. Configuration for serial interface, digital I/O, clocking, ADC, DAC, miniDSP settings, and other circuitry. 1 Configuration for analog PGAs, ADC, DAC, output drivers, volume controls, and other circuitry. 3 Register 16 controls the MCLK divider that controls the interrupt pulse duration, debounce timing, and detection block clock. 4–5 ADC AGC and filter coefficients 8–11 DAC buffer A filter and DRC coefficients 12–15 DAC buffer B filter and DRC coefficients 32–43 ADC miniDSP instruction RAM locations 64–95 DAC miniDSP instruction RAM locations 7.4.2 Registers 7.4.2.1 Control Registers, Page 0 (Default Page): Clock Multipliers, Dividers, Serial Interfaces, Flags, Interrupts, and GPIOs Table 7-41. Page 0 / Register 0 (0x00): Page Control Register BIT READ/ WRITE RESET VALUE D7–D0 R/W 0000 0000 DESCRIPTION 0000 0000: 0000 0001: ... 1111 1110: 1111 1111: Page 0 selected Page 1 selected Page 254 selected Page 255 selected Table 7-42. Page 0 / Register 1 (0x01): Software Reset BIT READ/ WRITE RESET VALUE D7–D1 R/W 0000 000 D0 R/W 0 DESCRIPTION Reserved. Write only zeros to these bits. 0: Don't care 1: Self-clearing software reset for control register Table 7-43. Page 0 / Register 2 (0x02): Reserved BIT READ/ WRITE RESET VALUE D7–D0 R XXXX XXXX BIT READ/ WRITE RESET VALUE D7-D2 R XXXX XX D1 R 1 0: Overtemperature protection flag (active-low). Valid only if speaker amplifier is powered up 1: Normal operation D0 R/W X Reserved. Do not write to these bits. DESCRIPTION Reserved. Do not write to this register. Table 7-44. Page 0 / Register 3 (0x03): OT FLAG 82 DESCRIPTION Reserved. Do not write to these bits. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-45. Page 0 / Register 4 (0x04): Clock-Gen Muxing (1) BIT READ/ WRITE RESET VALUE D7–D4 R/W 0000 D3–D2 R/W 00 00: PLL_CLKIN 01: PLL_CLKIN 10: PLL_CLKIN 11: PLL_CLKIN D1–D0 R/W 00 00: CODEC_CLKIN = MCLK (device pin) 01: CODEC_CLKIN = BCLK (device pin) 10: CODEC_CLKIN = GPIO1 (device pin) 11: CODEC_CLKIN = PLL_CLK (generated on-chip) (1) DESCRIPTION Reserved. Write only zeros to these bits. = MCLK (device pin) = BCLK (device pin) = GPIO1 (device pin) = DIN (can be used for the system where DAC is not used) See Section 7.3.13 for more details on clock generation mutiplexing and dividers. Table 7-46. Page 0 / Register 5 (0x05): PLL P and R Values BIT READ/ WRITE RESET VALUE D7 R/W 0 D6–D4 R/W 001 D3–D0 R/W 0001 DESCRIPTION 0: PLL is powered down. 1: PLL is powered up. 000: PLL divider P 001: PLL divider P 010: PLL divider P ... 110: PLL divider P 111: PLL divider P 0000: 0001: 0010: ... 1110: 1111: =8 =1 =2 =6 =7 PLL multiplier R = 16 PLL multiplier R = 1 PLL multiplier R = 2 PLL multiplier R = 14 PLL multiplier R = 15 Table 7-47. Page 0 / Register 6 (0x06): PLL J-Value BIT READ/ WRITE RESET VALUE D7–D6 R/W 00 D5–D0 R/W 00 0100 DESCRIPTION Reserved. Write only zeros to these bits. 00 00 00 ... 11 11 0000: Do not use (reserved) 0001: PLL multiplier J = 1 0010: PLL multiplier J = 2 1110: PLL multiplier J = 62 1111: PLL multiplier J = 63 Table 7-48. Page 0 / Register 7 (0x07): PLL D-Value MSB (1) BIT READ/ WRITE D7–D6 R/W 00 D5–D0 R/W 00 0000 (1) RESET VALUE DESCRIPTION Reserved. Write only zeros to these bits. PLL fractional multiplier D-value MSB bits D[13:8] Note that this register is updated only when Page 0 / Register 8 is written immediately after Page 0 / Register 7. Table 7-49. Page 0 / Register 8 (0x08): PLL D-Value LSB (1) BIT READ/ WRITE RESET VALUE D7–D0 R/W 0000 0000 (1) DESCRIPTION PLL fractional multiplier D-value LSB bits D[7:0] Note that Page 0 / Register 8 must be written immediately after Page 0 / Register 7. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 83 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-50. Page 0 / Register 9 (0x09) and Page 0 / Register 10 (0x0A): Reserved BIT READ/ WRITE RESET VALUE D7–D0 R/W XXXX XXXX DESCRIPTION Reserved. Write only zeros to these bits. Table 7-51. Page 0 / Register 11 (0x0B): DAC NDAC_VAL BIT READ/ WRITE RESET VALUE D7 R/W 0 D6–D0 R/W 000 0001 DESCRIPTION 0: DAC NDAC divider is powered down. 1: DAC NDAC divider is powered up. 000 0000: 000 0001: 000 0010: ... 111 1110: 111 1111: DAC NDAC divider = 128 DAC NDAC divider = 1 DAC NDAC divider = 2 DAC NDAC divider = 126 DAC NDAC divider = 127 Table 7-52. Page 0 / Register 12 (0x0C): DAC MDAC_VAL BIT READ/ WRITE RESET VALUE D7 R/W 0 D6–D0 R/W 000 0001 DESCRIPTION 0: DAC MDAC divider is powered down. 1: DAC MDAC divider is powered up. 000 0000: 000 0001: 000 0010: ... 111 1110: 111 1111: DAC MDAC divider = 128 DAC MDAC divider = 1 DAC MDAC divider = 2 DAC MDAC divider = 126 DAC MDAC divider = 127 Table 7-53. Page 0 / Register 13 (0x0D): DAC DOSR_VAL MSB BIT READ/ WRITE RESET VALUE D7–D2 R/W 0000 00 D1–D0 R/W 00 DESCRIPTION Reserved DAC OSR value DOSR(9:8) Table 7-54. Page 0 / Register 14 (0x0E): DAC DOSR_VAL LSB (1) (2) BIT READ/ WRITE RESET VALUE D7–D0 R/W 1000 0000 (1) (2) 84 DESCRIPTION DAC OSR Value DOSR (7:0) 0000 0000: DAC OSR (7:0) = 1024 (MSB page 0 / register 13, bits D1–D0 = 00) 0000 0001: DAC OSR (7:0) = 1 (MSB page 0 / register 13, bits D1–D0 = 00) 0000 0010: DAC OSR (7:0) = 2 (MSB page 0 / register 13, bits D1–D0 = 00) ... 1111 1110: DAC OSR (7:0) = 1022 (MSB page 0 / register 13, bits D1–D0 = 11) 1111 1111: DAC OSR (7:0) = 1023 (MSB page 0 / register 13, bits D1–D0 = 11) DAC OSR must be an integral multiple of the interpolation in the DAC miniDSP engine (specified in register 16). When using PRB modes, interpolation ratio is 8 while using Filter-A, 4 while using Filter-B and 2 while using Filter-C. Note that Page 0 / Register 14 must be written to immediately after writing to Page 0 / Register 13. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-55. Page 0 / Register 15 (0x0F): DAC IDAC_VAL (1) (2) BIT READ/ WRITE RESET VALUE D7–D0 R/W 1000 0000 (1) (2) DESCRIPTION 0000 0000: 0000 0001: 0000 0010: ... 1111 1101: 1111 1110: 1111 1111: Number of instruction for DAC miniDSP engine, IDAC = 1024 Number of instruction for DAC miniDSP engine, IDAC = 4 Number of instruction for DAC miniDSP engine, IDAC = 8 Number of instruction for DAC miniDSP engine, IDAC = 1012 Number of instruction for DAC miniDSP engine, IDAC = 1016 Number of instruction for DAC miniDSP engine, IDAC = 1020 IDAC must be an integral multiple of the interpolation in the DAC miniDSP engine (specified in register 16). When using PRB modes, interpolation ratio is 8 while using Filter-A, 4 while using Filter-B and 2 while using Filter-C. The Page 0 / Register 15 programmed value is valid when Page 0 / Register 60, D(4:0) is programmed as 0 0000. Table 7-56. Page 0 / Register 16 (0x0F): DAC miniDSP Engine Interpolation BIT READ/ WRITE RESET VALUE D7–D4 R/W 0000 Reserved. Do not write to these registers. D3–D0 (1) R/W 1000 0000: 0001: 0010: ... 1101: 1110: 1111: (1) DESCRIPTION Interpolation ratio in DAC miniDSP engine = 16 Interpolation ratio in DAC miniDSP engine = 1 Interpolation ratio in DAC miniDSP engine = 2 Interpolation ratio in DAC miniDSP engine = 13 Interpolation ratio in DAC miniDSP engine = 14 Interpolation ratio in DAC miniDSP engine = 15 The Page 0 / Register 16, D(3:0) programmed value is valid when Page 0 / Register 60, D(4:0) is programmed as 0 0000. Table 7-57. Page 0 / Register 17 (0x11): Reserved BIT READ/ WRITE RESET VALUE D7–D0 R/W XXXX XXXX DESCRIPTION Reserved. Do not write to these registers. Table 7-58. Page 0 / Register 18 (0x12): ADC NADC_VAL BIT READ/ WRITE RESET VALUE D7 R/W 0 D6–D0 R/W 000 0001 DESCRIPTION 0: ADC NADC divider is powered down and ADC_DSP_CLK = DAC_DSP_CLK. 1: ADC NADC divider is powered up. 000 0000: 000 0001: 000 0010: ... 111 1110: 111 1111: ADC NADC divider = 128 ADC NADC divider = 1 ADC NADC divider = 2 ADC NADC divider = 126 ADC NADC divider = 127 Table 7-59. Page 0 / Register 19 (0x13): ADC MADC_VAL BIT READ/ WRITE RESET VALUE D7 R/W 0 D6–D0 R/W 000 0001 DESCRIPTION 0: ADC MADC divider is powered down and ADC_MOD_CLK = DAC_MOD_CLK. 1: ADC MADC divider is powered up. 000 0000: 000 0001: 000 0010: ... 111 1110: 111 1111: ADC MADC divider = 128 ADC MADC divider = 1 ADC MADC divider = 2 ADC MADC divider = 126 ADC MADC divider = 127 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 85 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-60. Page 0 / Register 20 (0x14): ADC AOSR_VAL (1) BIT READ/ WRITE RESET VALUE D7–D0 R/W 1000 0000 (1) DESCRIPTION 0000 0000: 0000 0001: 0000 0010: ... 1111 1110: 1111 1111: ADC OSR AOSR divider = 256 ADC OSR AOSR divider = 1 ADC OSR AOSR divider = 2 ADC OSR AOSR divider = 254 ADC OSR AOSR divider = 255 ADC OSR must be an integral multiple of the decimation in the ADC miniDSP engine (specified in register 22). When PRB modes are used, decimation ratio is 4 while using Filter-A, 2 while using Filter-B and 1 while using Filter-C Table 7-61. Page 0 / Register 21 (0x15): ADC IADC_VAL (1) (2) BIT READ/ WRITE RESET VALUE D7–D0 R/W 1000 0000 (1) (2) DESCRIPTION 0000 0000: Reserved 0000 0001: Number of instruction for 0000 0010: Number of instruction for ... 1011 1111: Number of instruction for 1100 0000: Number of instruction for 1100 0001–1111 1111: Reserved ADC miniDSP engine, IADC = 2 ADC miniDSP engine, IADC = 4 ADC miniDSP engine, IADC = 382 ADC miniDSP engine, IADC = 384 IADC must be an integral multiple of the decimation in the ADC miniDSP engine (specified in Register 22). When PRB modes are used, decimation ratio is 4 while using Filter-A, 2 while using Filter-B and 1 while using Filter-C Page 0 / Register 21 programmed value is valid when Page 0/ Register 61, D(4:0) is programmed as 0 0000. Table 7-62. Page 0 / Register 22 (0x16): ADC miniDSP Engine Decimation BIT READ/ WRITE RESET VALUE D7–D4 R/W 0000 Reserved D3–D0 (1) R/W 0100 0000: 0001: 0010: ... 1101: 1110: 1111: (1) DESCRIPTION Decimation ratio in ADC miniDSP engine = 16 Decimation ratio in ADC miniDSP engine = 1 Decimation ratio in ADC miniDSP engine = 2 Decimation ratio in ADC miniDSP engine = 13 Decimation ratio in ADC miniDSP engine = 14 Decimation ratio in ADC miniDSP engine = 15 Page 0 / Register 22, D(3:0) programmed value is valid when Page 0/ Register 61, D(4:0) is programmed as 0 0000. Table 7-63. Page 0 / Register 23 (0x17) and Page 0 / Register 24 (0x18): Reserved BIT READ/ WRITE RESET VALUE D7–D0 R/W XXXX XXXX DESCRIPTION Reserved. Do not write to these registers. Table 7-64. Page 0 / Register 25 (0x19): CLKOUT MUX BIT READ/ WRITE RESET VALUE D7–D3 R/W 0000 0 D2–D0 R/W 000 86 DESCRIPTION Reserved 000: CDIV_CLKIN = MCLK (device pin) 001: CDIV_CLKIN = BCLK (device pin) 010: CDIV_CLKIN = DIN (can be used for the systems where DAC is not required) 011: CDIV_CLKIN = PLL_CLK (generated on-chip) 100: CDIV_CLKIN = DAC_CLK (DAC DSP clock - generated on-chip) 101: CDIV_CLKIN = DAC_MOD_CLK (generated on-chip) 110: CDIV_CLKIN = ADC_CLK (ADC DSP clock - generated on-chip) 111: CDIV_CLKIN = ADC_MOD_CLK (generated on-chip) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-65. Page 0 / Register 26 (0x1A): CLKOUT M Divider Value BIT READ/ WRITE RESET VALUE D7 R/W 0 D6–D0 R/W 000 0001 DESCRIPTION 0: CLKOUT M divider is powered down. 1: CLKOUT M divider is powered up. 000 0000: 000 0001: 000 0010: ... 111 1110: 111 1111: CLKOUT divider M = 128 CLKOUT divider M = 1 CLKOUT divider M = 2 CLKOUT divider M = 126 CLKOUT divider M = 127 Table 7-66. Page 0 / Register 27 (0x1B): Codec Interface Control BIT READ/ WRITE RESET VALUE DESCRIPTION 2 D7–D6 R/W 00 00: Codec interface = I S 01: Codec Interface = DSP 10: Codec interface = RJF 11: Codec interface = LJF D5–D4 R/W 00 00: Codec interface word 01: Codec interface word 10: Codec interface word 11: Codec interface word D3 R/W 0 0: BCLK is input 1: BCLK is output D2 R/W 0 0: WCLK is input 1: WCLK is output D1 R/W 0 Reserved D0 R/W 0 Driving DOUT to High-Impedance for the Extra BCLK Cycle When Data Is Not Being Transferred 0: Disabled 1: Enabled length = 16 length = 20 length = 24 length = 32 bits bits bits bits Table 7-67. Page 0 / Register 28 (0x1C): Data-Slot Offset Programmability BIT READ/ WRITE RESET VALUE D7–D0 R/W 0000 0000 DESCRIPTION Offset (Measured With Respect to WCLK Rising Edge in DSP Mode) 0000 0000: Offset = 0 BCLKs 0000 0001: Offset = 1 BCLK 0000 0010: Offset = 2 BCLKs ... 1111 1110: Offset = 254 BCLKs 1111 1111: Offset = 255 BCLKs Table 7-68. Page 0 / Register 29 (0x1D): Codec Interface Control 2 BIT READ/ WRITE RESET VALUE D7–D6 R/W 00 Reserved D5 R/W 0 0: DIN-to-DOUT loopback is disabled 1: DIN-to-DOUT loopback is enabled D4 R/W 0 0: ADC-to-DAC loopback is disabled 1: ADC-to-DAC loopback is enabled D3 R/W 0 0: BCLK is not inverted (valid for both primary and secondary BCLK) 1: BCLK is inverted (valid for both primary and secondary BCLK) D2 R/W 0 BCLK and WCLK Active Even With Codec Powered Down (Valid for Both Primary and Secondary BCLK) 0: Disabled 1: Enabled D1–D0 R/W 00 00: BDIV_CLKIN = DAC_CLK (DAC DSP clock - generated on-chip) 01: BDIV_CLKIN = DAC_MOD_CLK (generated on-chip) 10: BDIV_CLKIN = ADC_CLK (ADC DSP clock - generated on-chip) 11: BDIV_CLKIN = ADC_MOD_CLK (generated on-chip) DESCRIPTION Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 87 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-69. Page 0 / Register 30 (0x1E): BCLK N Divider Value BIT READ/ WRITE RESET VALUE D7 R/W 0 D6–D0 R/W 000 0001 DESCRIPTION 0: BCLK N-divider is powered down. 1: BCLK N-divider is powered up. 000 0000: 000 0001: 000 0010: ... 111 1110: 111 1111: BCLK divider N = 128 BCLK divider N = 1 BCLK divider N = 2 BCLK divider N = 126 BCLK divider N = 127 Table 7-70. Page 0 / Register 31 (0x1F): Codec Secondary Interface Control 1 BIT READ/ WRITE RESET VALUE D7–D5 R/W 000 000: Secondary BCLK is obtained from GPIO1 pin. 001: Secondary BCLK is not obtained from GPIO1 pin. 010: Reserved. 011: Secondary BCLK is obtained from DOUT pin. 100: Secondary BCLK is not obtained from DOUT pin. 101–111: Reserved D4–D2 R/W 000 000: Secondary WCLK is obtained from GPIO1 pin. 001: Secondary WCLK is not obtained from GPIO1 pin. 010: Reserved. 011: Secondary WCLK is obtained from DOUT pin. 100: Secondary WCLK is not obtained from DOUT pin. 101–111: Reserved D1–D0 R/W 00 00: Secondary DIN is obtained from the GPIO1 pin. 01: Secondary DIN is not obtained from the GPIO1 pin. 10–11: Reserved DESCRIPTION Table 7-71. Page 0 / Register 32 (0x20): Codec Secondary Interface Control 2 BIT READ/ WRITE RESET VALUE D7–D5 R/W 000 D4 R/W 0 Reserved D3 R/W 0 0: Primary BCLK is fed to codec serial-interface and ClockGen blocks. 1: Secondary BCLK is fed to codec serial-interface and ClockGen blocks. D2 R/W 0 0: Primary WCLK is fed to codec serial-interface block. 1: Secondary WCLK is fed to codec serial-interface block. D1 R/W 0 0: ADC_WCLK used in the codec serial-interface block is the same as DAC_WCLK. 1: ADC_WCLK used in the codec serial-interface block = ADC_WCLK. D0 R/W 0 0: Primary DIN is fed to codec serial-interface block. 1: Secondary DIN is fed to codec serial-interface block. DESCRIPTION 000: ADC_WCLK is obtained from GPIO1 pin. 001–111: Reserved. Table 7-72. Page 0 / Register 33 (0x21): Codec Secondary Interface Control 3 BIT READ/ WRITE RESET VALUE D7 R/W 0 0: Primary BCLK output = internally generated BCLK clock 1: Primary BCLK output = secondary BCLK D6 R/W 0 0: Secondary BCLK output = primary BCLK 1: Secondary BCLK output = internally generated BCLK clock D5–D4 R/W 00 00: Primary WCLK output = internally generated DAC_fS 01: Primary WCLK output = internally generated ADC_fS clock 10: Primary WCLK output = secondary WCLK 11: Reserved 88 DESCRIPTION Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-72. Page 0 / Register 33 (0x21): Codec Secondary Interface Control 3 (continued) BIT READ/ WRITE RESET VALUE D3–D2 R/W 00 00: Secondary WCLK output = primary WCLK 01: Secondary WCLK output = internally generated DAC_fS clock 10: Secondary WCLK output = internally generated ADC_fS clock 11: Reserved D1 R/W 0 0: Primary DOUT = DOUT from codec serial-interface block 1: Primary DOUT = secondary DIN D0 R/W 0 0: Secondary DOUT = primary DIN 1: Secondary DOUT = DOUT from codec serial interface block DESCRIPTION Table 7-73. Page 0 / Register 34 (0x22): I2C Bus Condition BIT READ/ WRITE RESET VALUE D7–D6 R/W 00 Reserved. Write only the reset value to these bits. D5 R/W 0 0: I2C general-call address is ignored. 1: Device accepts I2C general-call address. D4–D0 R/W 0 0000 BIT READ/ WRITE RESET VALUE D7–D0 R/W XXXX XXXX DESCRIPTION Reserved. Write only zeros to these bits. Table 7-74. Page 0 / Register 35 (0x23): Reserved DESCRIPTION Reserved. Write only zeros to these bits. Table 7-75. Page 0 / Register 36 (0x24): ADC Flag Register BIT READ/ WRITE RESET VALUE D7 R 0 0: ADC PGA applied gain ≠ programmed gain 1: ADC PGA applied gain = programmed gain D6 R 0 0: ADC powered down 1: ADC powered up D5 (1) R 0 0: AGC not saturated 1: AGC applied gain = maximum applicable gain by AGC D4–D0 R/W X XXXX (1) DESCRIPTION Reserved. Write only zeros to these bits. Sticky flag bIt. These is a read-only bit. This bit is automatically cleared once it is read and is set only if the source trigger occurs again. Table 7-76. Page 0 / Register 37 (0x25): DAC Flag Register BIT READ/ WRITE RESET VALUE D7 R 0 0: DAC powered down 1: DAC powered up D6 R X Reserved. Do not write to this bit. D5 R 0 0: HPOUT driver powered down 1: HPOUT driver powered up D4 R 0 0: Class-D driver powered down 1: Class-D driver powered up D3–D0 R XXXX DESCRIPTION Reserved. Do not write to these bits. Table 7-77. Page 0 / Register 38 (0x26): DAC Flag Register BIT READ/ WRITE RESET VALUE D7–D5 R XXX D4 R 0 DESCRIPTION Reserved. Do not write to these bits. 0: DAC PGA applied gain ≠ programmed gain 1: DAC PGA applied gain = programmed gain Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 89 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-77. Page 0 / Register 38 (0x26): DAC Flag Register (continued) BIT READ/ WRITE RESET VALUE D3–D0 R XXXX DESCRIPTION Reserved. Do not write to these bits. Table 7-78. Page 0 / Register 39 (0x27): Overflow Flags BIT READ/ WRITE RESET VALUE D7 R 0 DAC Overflow Flag 0: Overflow has not occurred. 1: Overflow has occurred. D6 R 0 Reserved. D5 R 0 DAC Barrel Shifter Output Overflow Flag 0: Overflow has not occurred. 1: Overflow has occurred. D4 R 0 Reserved. D3 R 0 Delta-Sigma Mono ADC Overflow Flag 0: Overflow has not occurred. 1: Overflow has occurred. D2 R/W 0 Reserved. Write only zero to this bit. D1 R 0 ADC Barrel Shifter Output Overflow Flag 0: Overflow has not occurred. 1: Overflow has occurred. D0 R/W 0 Reserved. Write only zero to this bit. DESCRIPTION Table 7-79. Page 0 / Register 40 (0x28) Through Page 0 / Register 43 (0x2B): Reserved BIT READ/ WRITE RESET VALUE D7–D0 R/W XXXX XXXX DESCRIPTION Reserved. Write only the reset value to these bits. Table 7-80. Page 0 / Register 44 (0x2C): Interrupt Flags—DAC BIT READ/ WRITE RESET VALUE D7 R 0 0: No short circuit is detected at HPOUT / class-D driver. 1: Short circuit is detected at HPOUT / class-D driver. D6 R 0 0: Reserved D5 R X 0: No headset button pressed. 1: Headset button pressed. D4 R X 0: No headset insertion or removal is detected. 1: Headset insertion or removal is detected. D3 R 0 0: DAC signal power is less than or equal to the signal threshold of DRC. 1: DAC signal power is above the signal threshold of DRC. D2 R 0 Reserved. D1 R 0 DAC miniDSP Engine Standard Interrupt-Port Output. 0: Read a 0 from standard interrupt-port. 1: Read a 1 from standard interrupt-port. D0 R 0 DAC miniDSP Engine Auxiliary Interrupt-Port Output. 0: Read a 0 from auxiliary interrupt-port. 1: Read a 1 from auxiliary interrupt-port. DESCRIPTION Table 7-81. Page 0 / Register 45 (0x2D): Interrupt Flags—ADC 90 BIT READ/ WRITE RESET VALUE D7 R/W 0 Reserved. Write only zero to this bit. D6 R 0 0: ADC signal power greater than noise threshold for AGC. 1: ADC signal power less than noise threshold for AGC. DESCRIPTION Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-81. Page 0 / Register 45 (0x2D): Interrupt Flags—ADC (continued) BIT READ/ WRITE RESET VALUE D5 R 0 Reserved. D4 R X ADC miniDSP Engine Standard Interrupt Port Output. 0: Read a 0 from standard interrupt-port. 1: Read a 1 from standard interrupt-port. D3 R X ADC miniDSP Engine Auxiliary Interrupt Port Output. 0: Read a 0 from auxiliary interrupt-port. 1: Read a 1 from auxiliary interrupt-port. D2 R 0 0: DC measurement using delta-sigma audio ADC is not available. 1: DC measurement using delta-sigma audio ADC is not available. D1–D0 R/W 00 Reserved. Write only zeros to these bits. BIT READ/ WRITE RESET VALUE D7 R 0 0: No short circuit detected at HPOUT / class-D driver. 1: Short circuit detected at HPOUT / class-D driver. D6 R 0 Reserved. D5 R X 0: No headset button pressed. 1: Headset button pressed. D4 R X 0: Headset removal detected. 1: Headset insertion detected. D3 R 0 0: DAC signal power is less than or equal to signal threshold of DRC. 1: DAC signal power is greater than signal threshold of DRC. D2 R 0 Reserved D1 R 0 DAC miniDSP Engine Standard Interrupt Port Output. 0: Read a 0 from standard interrupt-port. 1: Read a 1 from standard interrupt-port. D0 R 0 DAC miniDSP Engine Auxiliary Interrupt Port Output. 0: Read a 0 from auxiliary interrupt-port. 1: Read a 1 from auxiliary interrupt-port. DESCRIPTION Table 7-82. Page 0 / Register 46 (0x2E): Interrupt Flags—DAC DESCRIPTION Table 7-83. Page 0 / Register 47 (0x2F): Interrupt Flags – ADC BIT READ/ WRITE RESET VALUE D7 R 0 Reserved D6 R 0 0: Delta-sigma mono ADC signal power greater than noise threshold for the AGC 1: Delta-sigma mono ADC signal power less than noise threshold for the AGC D5 R 0 Reserved D4 R X ADC miniDSP Engine Standard Interrupt Port Output 0: Read a 0 from standard interrupt-port 1: Read a 1 from standard interrupt-port D3 R X ADC miniDSP Engine Auxiliary Interrupt Port Output 0: Read a 0 from auxiliary interrupt-port 1: Read a 1 from auxiliary interrupt-port D2 R 0 0: DC measurement using delta-sigma audio ADC is not available 1: DC measurement using delta-sigma audio ADC is not available D1–D0 R 00 Reserved. BIT READ/ WRITE RESET VALUE D7 R/W 0 DESCRIPTION Table 7-84. Page 0 / Register 48 (0x30): INT1 Control Register DESCRIPTION 0: Headset-insertion detect interrupt is not used in the generation of INT1 interrupt. 1: Headset-insertion detect interrupt is used in the generation of INT1 interrupt. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 91 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-84. Page 0 / Register 48 (0x30): INT1 Control Register (continued) BIT READ/ WRITE RESET VALUE D6 R/W 0 0: Button-press detect interrupt is not used in the generation of INT1 interrupt. 1: Button-press detect interrupt is used in the generation of INT1 interrupt. D5 R/W 0 0: DAC DRC signal-power interrupt is not used in the generation of INT1 interrupt. 1: DAC DRC signal-power interrupt is used in the generation of INT1 interrupt. D4 R/W 0 0: ADC AGC noise interrupt is not used in the generation of INT1 interrupt. 1: ADC AGC noise interrupt is used in the generation of INT1 interrupt. D3 R/W 0 0: Short-circuit interrupt is not used in the generation of INT1 interrupt. 1: Short-circuit interrupt is used in the generation of INT1 interrupt. D2 R/W 0 0: Engine-generated interrupt is not used in the generation of INT1 interrupt. 1: Engine-generated interrupt is used in the generation of INT1 interrupt. D1 R/W 0 0: DC measurement using delta-sigma audio ADC data-available interrupt is not used in the generation of INT1 interrupt 1: DC measurement using delta-sigma audio ADC data-available interrupt is used in the generation of INT1 interrupt D0 R/W 0 0: INT1 is only one pulse (active-high) of typical 2-ms duration. 1: INT1 is multiple pulses (active-high) of typical 2-ms duration and 4-ms period, until flag registers 44 and 45 are read by the user. DESCRIPTION Table 7-85. Page 0 / Register 49 (0x31): INT2 Control Register BIT READ/ WRITE RESET VALUE D7 R/W 0 0: Headset-insertion detect interrupt is not used in the generation of INT2 interrupt. 1: Headset-insertion detect interrupt is used in the generation of INT2 interrupt. D6 R/W 0 0: Button-press detect interrupt is not used in the generation of INT2 interrupt. 1: Button-press detect interrupt is used in the generation of INT2 interrupt. D5 R/W 0 0: DAC DRC signal-power interrupt is not used in the generation of INT2 interrupt. 1: DAC DRC signal-power interrupt is used in the generation of INT2 interrupt. D4 R/W 0 0: ADC AGC noise interrupt is not used in the generation of INT2 interrupt. 1: ADC AGC noise interrupt is used in the generation of INT2 interrupt. D3 R/W 0 0: Short-circuit interrupt is not used in the generation of INT2 interrupt. 1: Short-circuit interrupt is used in the generation of INT2 interrupt. D2 R/W 0 0: Engine-generated interrupt is not used in the generation of INT2 interrupt. 1: Engine-generated interrupt is used in the generation of INT2 interrupt. D1 R/W 0 0: DC measurement using delta-sigma audio ADC data-available interrupt is not used in the generation of INT2 interrupt 1: DC measurement using delta-sigma audio ADC data-available interrupt is used in the generation of INT2 interrupt D0 R/W 0 0: INT2 is only one pulse (active-high) of typical 2-ms duration. 1: INT2 is multiple pulses (active-high) of typical 2-ms duration and 4-ms period, until flag registers 44 and 45 are read by the user. DESCRIPTION Table 7-86. Page 0 / Register 50 (0x32): Reserved BIT READ/ WRITE RESET VALUE D7-D0 R/W 0000 0000 92 DESCRIPTION Reserved. Write only reset values. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-87. Page 0 / Register 51 (0x33): GPIO1 In/Out Pin Control BIT READ/ WRITE RESET VALUE D7–D6 R/W XX D5–D2 R/W 0000 D1 R X GPIO1 input buffer value D0 R/W 0 0: GPIO1 general-purpose output value = 0 1: GPIO1 general-purpose output value = 1 DESCRIPTION Reserved. Do not write any value other than reset value. 0000: GPIO1 disabled (input and output buffers powered down) 0001: GPIO1 is in input mode (can be used as secondary BCLK input, secondary WCLK input, secondary DIN input, ADC_WCLK input, Dig_Mic_In or in ClockGen block). 0010: GPIO1 is used as general-purpose input (GPI). 0011: GPIO1 output = general-purpose output 0100: GPIO1 output = CLKOUT output 0101: GPIO1 output = INT1 output 0110: GPIO1 output = INT2 output 0111: GPIO1 output = ADC_WCLK output for codec interface 1000: GPIO1 output = secondary BCLK output for codec interface 1001: GPIO1 output = secondary WCLK output for codec interface 1010: GPIO1 output = ADC_MOD_CLK output for the digital microphone 1011: GPIO1 output = secondary DOUT for codec interface 1100: Reserved 1101: Reserved 1110: Reserved 1111: Reserved Table 7-88. Page 0 / Register 52 (0x34): Reserved BIT READ/ WRITE RESET VALUE D7–D0 R XXXX XXXX DESCRIPTION Reserved. Do not write to this register. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 93 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-89. Page 0 / Register 53 (0x35): DOUT (OUT Pin) Control BIT READ/ WRITE RESET VALUE D7–D5 R/W 000 D4 R/W 1 D3–D1 R/W 001 D0 R/W 0 DESCRIPTION Reserved 0: DOUT bus keeper enabled 1: DOUT bus keeper disabled 000: DOUT 001: DOUT 010: DOUT 011: DOUT 100: DOUT 101: DOUT 110: DOUT 111: DOUT disabled (output buffer powered down) = primary DOUT output for codec interface = general-purpose output = CLKOUT output = INT1 output = INT2 output = secondary BCLK output for codec interface = secondary WCLK output for codec interface 0: DOUT general-purpose output value = 0 1: DOUT general-purpose output value = 1 Table 7-90. Page 0 / Register 54 (0x36): DIN (IN Pin) Control BIT READ/ WRITE RESET VALUE D7–D3 R/W 0000 0 D2–D1 R/W 01 00: DIN disabled (input buffer powered down) 01: DIN enabled (can be used as DIN for codec interface, Dig_Mic_In or into ClockGen block) 10: DIN is used as general-purpose input (GPI) 11: Reserved D0 R X DIN input-buffer value DESCRIPTION Reserved Table 7-91. Page 0 / Register 55 (0x37) through Page 0 / Register 59 (0x3B): Reserved BIT READ/ WRITE RESET VALUE D7–D0 R/W XXXX XXXX DESCRIPTION Reserved. Do not write to these registers. Table 7-92. Page 0 / Register 60 (0x3C): DAC Processing Block / miniDSP Selection BIT READ/ WRITE RESET VALUE D7–D5 R/W 000 D4–D0 R/W 0 0001 94 DESCRIPTION Reserved. Write only default value. 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0000: DAC miniDSP is used for signal processing. 0001–0 0011: Reserved. Do not use 0100: DAC signal-processing block PRB_P4 0101: DAC signal-processing block PRB_P5 0110: DAC signal-processing block PRB_P6 0111–0 1011: Reserved. Do not use 1100: DAC signal-processing block PRB_P12 1101: DAC signal-processing block PRB_P13 1110: DAC signal-processing block PRB_P14 1111: DAC signal-processing block PRB_P15 0000: DAC signal-processing block PRB_P16 0001–1 0011: Reserved. Do not use. 0100: DAC signal-processing block PRB_P20 0101: DAC signal-processing block PRB_P21 0110: DAC signal-processing block PRB_P22 0111–1 1000: Reserved. Do not use. 1001: DAC Signal Processing Block PRB_P25 1010–1 1111: Reserved. Do not use. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-93. Page 0 / Register 61 (0x3D): ADC Processing Block / miniDSP Selection BIT READ/ WRITE RESET VALUE D7–D5 R/W 000 D4–D0 R/W 0 0100 DESCRIPTION Reserved. Write only default values. 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0000: ADC miniDSP is used for signal processing. 0001–0 0011: Reserved. Do not use. 0100: ADC signal-processing block PRB_R4 0101: ADC signal-processing block PRB_R5 0110: ADC signal-processing block PRB_R6 0111–01001: Reserved. Do not use. 1010: ADC signal-processing block PRB_R10 1011: ADC signal-processing block PRB_R11 1100: ADC signal-processing block PRB_R12 1101–0 1111: Reserved. Do not use. 0000: ADC signal-processing block PRB_R16 0001: ADC signal-processing block PRB_R17 0010: ADC signal-processing block PRB_R18 0011–1 1111: Reserved. Do not write these sequences to these bits. Table 7-94. Page 0 / Register 62 (0x3E): Programmable miniDSP Instruction Mode-Control Bits BIT READ/ WRITE RESET VALUE D7 R/W 0 Reserved D6 R/W 0 ADC miniDSP engine auxiliary control bit A, which can be used for conditional instructions like JMP D5 R/W 0 ADC miniDSP engine auxiliary control bit B, which can be used for conditional instructions like JMP D4 R/W 0 0: Reset ADC miniDSP instruction counter at the start of the new frame. 1: Do not reset ADC miniDSP instruction counter at the start of the new frame. D3 R/W 0 Reserved D2 R/W 0 DAC miniDSP engine auxiliary control bit A, which can be used for conditional instructions like JMP D1 R/W 0 DAC miniDSP engine auxiliary control bit B, which can be used for conditional instructions like JMP D0 R/W 0 0: Reset DAC miniDSP instruction counter at the start of the new frame. 1: Do not reset DAC miniDSP instruction counter at the start of the new frame. DESCRIPTION Table 7-95. Page 0 / Register 63 (0x3F): DAC Data-Path Setup BIT READ/ WRITE RESET VALUE D7 R/W 0 0: DAC is powered down. 1: DAC is powered up. DESCRIPTION D6 R/W 0 Reserved. Write only 0 to this bit. D5–D4 R/W 01 00: DAC data path = off 01: DAC data path = left data 10: DAC data path = right data 11: DAC data path = left-channel and right-channel data [(L + R) / 2] D3–D2 R/W 01 Reserved D1–D0 R/W 00 00: DAC-channel volume-control soft-stepping is enabled for one step per sample period. 01: DAC-channel volume-control soft-stepping is enabled for one step per two sample periods. 10: DAC-channel volume-control soft-stepping is disabled. 11: Reserved. Do not write this sequence to these bits. BIT READ/ WRITE RESET VALUE D7–D4 R/W 0000 D3 R/W 1 D2–D0 R/W 100 Table 7-96. Page 0 / Register 64 (0x40): DAC Volume Control DESCRIPTION Reserved. Write only zeros to these bits. 0: DAC not muted 1: DAC muted Reserved. Always write reset value. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 95 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-97. Page 0 / Register 65 (0x41): DAC Volume Control BIT READ/ WRITE RESET VALUE D7–D0 R/W 0000 0000 BIT READ/ WRITE RESET VALUE D7–D0 R/W 0000 0000 DESCRIPTION 0111 1111–0011 0001: Reserved. Do not write these sequences to these bits. 0011 0000: DAC digital gain = 24 dB 0010 1111: DAC digital gain = 23.5 dB 0010 1110: DAC digital gain = 23 dB ... 0011 0100: DAC digital gain = 18 dB 0010 0011: DAC digital gain = 17.5 dB 0010 0010: DAC digital gain = 17 dB ... 0000 0001: DAC digital gain = 0.5 dB 0000 0000: DAC digital gain = 0 dB 1111 1111: DAC digital gain = –0.5 dB ... 1000 0010: DAC digital gain = –63 dB 1000 0001: DAC digital gain = –63.5 dB 1000 0000: Reserved. Do not use. Table 7-98. Page 0 / Register 66 (0x42): Reserved DESCRIPTION Reserved. write only reset values. Table 7-99. Page 0 / Register 67 (0x43): Headset Detection BIT READ/ WRITE RESET VALUE D7 R/W 0 D6–D5 R XX 00: No headset detected 01: Headset without microphone is detected 10: Reserved 11: Headset with microphone is detected D4–D2 R/W 000 Debounce Programming for Glitch Rejection During Headset Detection (1) 000: 16 ms (sampled with 2-ms clock) 001: 32 ms (sampled with 4-ms clock) 010: 64 ms (sampled with 8-ms clock) 011: 128 ms (sampled with 16-ms clock) 100: 256 ms (sampled with 32-ms clock) 101: 512 ms (sampled with 64-ms clock) 110: Reserved 111: Reserved D1–D0 R/W 00 Debounce programming for glitch rejection during headset button-press detection 00: 0 ms 01: 8 ms (sampled with 1-ms clock) 10: 16 ms (sampled with 2-ms clock) 11: 32 ms (sampled with 4-ms clock) (1) DESCRIPTION 0: Headset detection disabled 1: Headset detection enabled Note that these times are generated using the 1 MHz reference clock which is defined in Page 3 / Register 16. Table 7-100. Page 0 / Register 68 (0x44): DRC Control 1 96 BIT READ/ WRITE RESET VALUE D7 R/W 0 Reserved. Write only the reset value to these bits. D6 R/W 0 0: DRC disabled 1: DRC enabled D5 R/W 0 Reserved. Write only reset value DESCRIPTION Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-100. Page 0 / Register 68 (0x44): DRC Control 1 (continued) BIT READ/ WRITE RESET VALUE D4–D2 R/W 011 000: DRC 001: DRC 010: DRC 011: DRC 100: DRC 101: DRC 110: DRC 111: DRC D1–D0 R/W 11 00: DRC 01: DRC 10: DRC 11: DRC DESCRIPTION threshold threshold threshold threshold threshold threshold threshold threshold = –3 dB = –6 dB = –9 dB = –12 dB = –15 dB = –18 dB = –21 dB = –24 dB hysteresis = 0 hysteresis = 1 hysteresis = 2 hysteresis = 3 dB dB dB dB Table 7-101. Page 0 / Register 69 (0x45): DRC Control 2 BIT READ/ WRITE RESET VALUE D R 0 D6–D3 R/W 0111 D2-D0 R 000 DESCRIPTION Reserved. Write only the reset value to these bits. DRC Hold Time 0000: DRC Hold 0001: DRC Hold 0010: DRC Hold 0011: DRC Hold 0100: DRC Hold 0101: DRC Hold 0110: DRC Hold 0111: DRC Hold 1000: DRC Hold 1001: DRC Hold 1010: DRC Hold 1011: DRC Hold 1100: DRC Hold 1101: DRC Hold 1110: DRC Hold 1111: DRC Hold Disabled Time = 32 DAC Word Clocks Time = 64 DAC Word Clocks Time = 128 DAC Word Clocks Time = 256 DAC Word Clocks Time = 512 DAC Word Clocks Time = 1024 DAC Word Clocks Time = 2048 DAC Word Clocks Time = 4096 DAC Word Clocks Time = 8192 DAC Word Clocks Time = 16 384 DAC Word Clocks Time = 32 768 DAC Word Clocks Time = 65 536 DAC Word Clocks Time = 98 304 DAC Word Clocks Time = 131 072 DAC Word Clocks Time = 163 840 DAC Word Clocks Reserved. Write only the reset value to these bits. Table 7-102. Page 0 / Register 70 (0x46): DRC Control 3 BIT READ/ WRITE RESET VALUE D7–D4 R/W 0000 DESCRIPTION 0000: 0001: 0010: ... 1110: 1111: DRC attack rate = 4 dB per DAC Word Clock DRC attack rate = 2 dB per DAC word clock DRC attack rate = 1 dB per DAC word clock DRC attack rate = 2.4414e–5 dB per DAC word clock DRC attack rate = 1.2207e–5 dB per DAC word clock Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 97 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-102. Page 0 / Register 70 (0x46): DRC Control 3 (continued) BIT READ/ WRITE RESET VALUE D3–D0 R/W 0000 DESCRIPTION Decay Rate is defined as DR / 2[bits D3-D0 value] dB per DAC Word Clock, where DR = 0.015625 dB 0000: DRC decay rate (DR) = 0.015625 dB per DAC Word Clock 0001: 0010: 0011: 0100: 0101: 0110: 0111: 1000: 1001: 1010: 1011: 1100: 1101: 1110: 1111: DRC DRC DRC DRC DRC DRC DRC DRC DRC DRC DRC DRC DRC DRC DRC decay rate decay rate decay rate decay rate decay rate decay rate decay rate decay rate decay rate decay rate decay rate decay rate decay rate decay rate decay rate = DR / = DR / = DR / = DR / = DR / = DR / = DR / = DR / = DR / = DR / = DR / = DR / = DR / = DR / = DR / 2 dB per DAC Word Clock 22 dB per DAC Word Clock 23 dB per DAC Word Clock 24 dB per DAC Word Clock 25 dB per DAC Word Clock 26 dB per DAC Word Clock 27 dB per DAC Word Clock 28 dB per DAC Word Clock 29 dB per DAC Word Clock 210 dB per DAC Word Clock 211 dB per DAC Word Clock 212 dB per DAC Word Clock 213 dB per DAC Word Clock 214 dB per DAC Word Clock 215 dB per DAC Word Clock Table 7-103. Page 0 / Register 71 (0x47): Beep Generator BIT READ/ WRITE RESET VALUE D7 R/W 0 0: Beep generator is disabled. 1: Beep generator is enabled (self-clearing based on beep duration). D6 R/W 0 Reserved. Write only reset value. D5–D0 R/W 00 0000 (1) (1) DESCRIPTION 00 00 00 00 ... 11 11 0000: Beep volume control 0001: Beep volume control 0010: Beep volume control 0011: Beep volume control = 2 dB = 1 dB = 0 dB = –1 dB 1110: Beep volume control = –60 dB 1111: Beep volume control = –61 dB The beep generator is only available in PRB_P25 DAC processing mode. Table 7-104. Page 0 / Register 72 (0x48): Reserved BIT READ/ WRITE RESET VALUE D7–D0 R/W 0 DESCRIPTION Reserved. Table 7-105. Page 0 / Register 73 (0x49): Beep Length MSB BIT READ/ WRITE RESET VALUE D7–D0 R/W 0000 0000 DESCRIPTION 8 MSBs out of 24 bits for the number of samples for which the beep must be generated. Table 7-106. Page 0 / Register 74 (0x4A): Beep-Length Middle Bits BIT READ/ WRITE RESET VALUE D7–D0 R/W 0000 0000 DESCRIPTION 8 middle bits out of 24 bits for the number of samples for which the beep must be generated. Table 7-107. Page 0 / Register 75 (0x4B): Beep Length LSB BIT READ/ WRITE RESET VALUE D7–D0 R/W 1110 1110 98 DESCRIPTION 8 LSBs out of 24 bits for the number of samples for which beep must be generated. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-108. Page 0 / Register 76 (0x4C): Beep Sin(x) MSB BIT READ/ WRITE RESET VALUE DESCRIPTION D7–D0 R/W 0001 0000 8 MSBs out of 16 bits for sin(2π × fin / fS), where fin is the beep frequency and fS is the DAC sample rate. Table 7-109. Page 0 / Register 77 (0x4D): Beep Sin(x) LSB BIT READ/ WRITE RESET VALUE DESCRIPTION D7–D0 R/W 1101 1000 8 LSBs out of 16 bits for sin(2π × fin / fS), where fin is the beep frequency and fS is the DAC sample rate. Table 7-110. Page 0 / Register 78 (0x4E): Beep Cos(x) MSB BIT READ/ WRITE RESET VALUE D7–D0 R/W 0111 1110 DESCRIPTION 8 MSBs out of 16 bits for cos(2π × fin / fS), where fin is the beep frequency and fS is the DAC sample rate. Table 7-111. Page 0 / Register 79 (0x4F): Beep Cos(x) LSB BIT READ/ WRITE RESET VALUE DESCRIPTION D7–D0 R/W 1110 0011 8 LSBs out of 16 bits for cos(2π × fin / fS), where fin is the beep frequency and fS is the DAC sample rate. BIT READ/ WRITE RESET VALUE D7–D0 R/W XXXX XXXX Table 7-112. Page 0 / Register 80 (0x50): Reserved DESCRIPTION Reserved. Table 7-113. Page 0 / Register 81 (0x51): ADC Digital Mic BIT READ/ WRITE RESET VALUE D7 R/W 0 0: ADC channel is powered down. 1: ADC channel is powered up. D6 R/W 0 Reserved D5–D4 R/W 00 00: Digital microphone input is obtained from GPIO1 pin. 01: Reserved. 10: Digital microphone input is obtained from DIN pin. 11: Reserved. D3 R/W 0 0: Digital microphone is not enabled for delta-sigma mono ADC channel. 1: Digital microphone is enabled for delta-sigma mono ADC channel D2 R/W 0 Reserved D1–D0 R/W 00 00: ADC channel volume control soft-stepping is enabled for one step per sample period. 01: ADC channel volume control soft-stepping is enabled for one step per two sample periods. 10: ADC channel volume control soft-stepping is disabled. 11: Reserved. Do not write this sequence to these bits. DESCRIPTION Table 7-114. Page 0 / Register 82 (0x52): ADC Digital Volume Control Fine Adjust BIT READ/ WRITE RESET VALUE D7 R/W 1 D6–D4 R/W 000 DESCRIPTION 0: ADC channel not muted 1: ADC channel muted Delta-Sigma Mono ADC Channel Volume Control Fine Gain 000: 0 dB 001: –0.1 dB 010: –0.2 dB 011: –0.3 dB 100: –0.4 dB 101–111: Reserved Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 99 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-114. Page 0 / Register 82 (0x52): ADC Digital Volume Control Fine Adjust (continued) BIT READ/ WRITE RESET VALUE D3–D0 R/W 0000 DESCRIPTION Reserved. Write only zeros to these bits. Table 7-115. Page 0 / Register 83 (0x53): ADC Digital Volume Control Coarse Adjust BIT READ/ WRITE D7 R/W D6–D0 RESET VALUE 0 000 0000 DESCRIPTION Reserved Delta-Sigma Mono ADC Channel Volume-Control Coarse Gain 100 0000–110 0111: Reserved 110 1000: –12 dB 110 1001: –11.5 dB ... 111 1111: –0.5 dB 000 0000: 0 dB 000 0001: 0.5 dB ... 010 0111: 19.5 dB 010 1000: 20 dB 010 1001–011 1111: Reserved Table 7-116. Page 0 / Register 84 (0x54) and Page 0 / Register 85 (0x55): Reserved BIT READ/ WRITE RESET VALUE D7 R/W XXXX XXXX DESCRIPTION Reserved. Write only the reset value to these bits. Table 7-117. Page 0 / Register 86 (0x56): AGC Control 1 BIT READ/ WRITE RESET VALUE D7 R/W 0 D6–D4 R/W 000 000: AGC target level 001: AGC target level 010: AGC target level 011: AGC target level 100: AGC target level 101: AGC target level 110: AGC target level 111: AGC target level D3–D0 R/W 0000 Reserved. Write only zeros to these bits. DESCRIPTION 0: AGC disabled 1: AGC enabled = –5.5 dB = –8 dB = –10 dB = –12 dB = –14 dB = –17 dB = –20 dB = –24 dB Table 7-118. Page 0 / Register 87 (0x57): AGC Control 2 BIT READ/ WRITE RESET VALUE D7–D6 R/W 00 D5–D1 R/W 00 000 D0 100 R/W 0 DESCRIPTION 00: AGC hysterysis setting of 1 dB 01: AGC hysterysis setting of 2 dB 10: AGC hysterysis setting of 4 dB 11: AGC hysterysis disabled 00 00 00 00 ... 11 11 11 000: AGC noise and silence detection is disabled. 001: AGC noise threshold = –30 dB 010: AGC noise threshold = –32 dB 011: AGC noise threshold = –34 dB 101: AGC noise threshold = –86 dB 110: AGC noise threshold = –88 dB 111: AGC noise threshold = –90 dB Reserved. Write only zero to this bit. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-119. Page 0 / Register 88 (0x58): AGC Maximum Gain BIT READ/ WRITE RESET VALUE D7 R/W 0 D6–D0 R/W 111 1111 DESCRIPTION Reserved. Write only zero to this bit. 000 0000: AGC maximum gain = 0 dB 000 0001: AGC maximum gain = 0.5 dB 000 0010: AGC maximum gain = 1 dB ... 111 0011: AGC maximum gain = 57.5 dB 111 0100: AGC maximum gain = 58 dB 111 0101: AGC maximum gain = 58.5 dB 111 0110: AGC maximum gain = 59 dB 111 0111: AGC maximum gain = 59.5 dB 111 1000–111 1111: Reserved. Do not write these sequences to these bits. Table 7-120. Page 0 / Register 89 (0x59): AGC Attack Time BIT READ/ WRITE RESET VALUE D7–D3 R/W 0000 0 D2–D0 R/W 000 DESCRIPTION 0000 0: AGC attack 0000 1: AGC attack 0001 0: AGC attack 0001 1: AGC attack 0010 0: AGC attack ... 1111 0: AGC attack 1111 1: AGC attack time = 1 × time = 3 × time = 5 × time = 7 × time = 9 × (32 (32 (32 (32 (32 / / / / / fS) where fS fS) where fS fS) where fS fS) where fS fS) where fS is is is is is the ADC the ADC the ADC the ADC the ADC sample rate sample rate sample rate sample rate sample rate time = 61 × (32 / fS) where fS is the ADC sample rate time = 63 × (32 / fS) where fS is the ADC sample rate 000: Multiply factor for 001: Multiply factor for 010: Multiply factor for ... 111: Multiply factor for the programmed AGC attack time = 1 the programmed AGC attack time = 2 the programmed AGC attack time = 4 the programmed AGC attack time = 128 Table 7-121. Page 0 / Register 90 (0x5A): AGC Decay Time BIT READ/ WRITE RESET VALUE D7–D3 R/W 0000 0 D2–D0 R/W 000 DESCRIPTION 0000 0: AGC decay time = 1 × (512 / fS) 0000 1: AGC decay time = 3 × (512 / fS) 0001 0: AGC decay time = 5 × (512 / fS) 0001 1: AGC decay time = 7 × (512 / fS) 0010 0: AGC decay time = 9 × (512 / fS) ... 1111 0: AGC decay time = 61 × (512 / fS) 1111 1: AGC decay time = 63 × (512 / fS) 000: Multiply factor for 001: Multiply factor for 010: Multiply factor for ... 111: Multiply factor for the programmed AGC decay time = 1 the programmed AGC decay time = 2 the programmed AGC decay time = 4 the programmed AGC decay time = 128 Table 7-122. Page 0 / Register 91 (0x5B): AGC Noise Debounce BIT READ/ WRITE RESET VALUE D7–D5 R/W 000 DESCRIPTION Reserved. Write only zeros to these bits. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 101 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-122. Page 0 / Register 91 (0x5B): AGC Noise Debounce (continued) BIT READ/ WRITE RESET VALUE D4–D0 R/W 0 0000 DESCRIPTION 0 0000: 0 0001: 0 0010: 0 0011: 0 0100: 0 0101: 0 0110: 0 0111: 0 1000: 0 1001: 0 1010: 0 1011: 0 1100: 0 1101: 0 1110: ... 1 1110: 1 1111: AGC noise debounce AGC noise debounce AGC noise debounce AGC noise debounce AGC noise debounce AGC noise debounce AGC noise debounce AGC noise debounce AGC noise debounce AGC noise debounce AGC noise debounce AGC noise debounce AGC noise debounce AGC noise debounce AGC noise debounce = 0 / fS = 4 / fS = 8 / fS = 16 / fS = 32 / fS = 64 / fS = 128 / fS = 256 / fS = 512 / fS = 1024 / fS = 2048 / fS = 4096 / fS = 2 × 4096 / fS = 3 × 4096 / fS = 4 × 4096 / fS AGC noise debounce = 20 × 4096 / fS AGC noise debounce = 21 × 4096 / fS Table 7-123. Page 0 / Register 92 (0x5C): AGC Signal Debounce BIT READ/ WRITE RESET VALUE D7–D4 R/W 0000 Reserved. Write only zeros to these bits. D3–D0 R/W 0000 0000: 0001: 0010: 0011: 0100: 0101: 0110: 0111: 1000: 1001: 1010: 1011: 1100: 1101: 1110: 1111: DESCRIPTION AGC signal AGC signal AGC signal AGC signal AGC signal AGC signal AGC signal AGC signal AGC signal AGC signal AGC signal AGC signal AGC signal AGC signal AGC signal AGC signal debounce debounce debounce debounce debounce debounce debounce debounce debounce debounce debounce debounce debounce debounce debounce debounce = 0 / fS = 4 / fS = 8 / fS = 16 / fS = 32 / fS = 64 / fS = 128 / fS = 256 / fS = 512 / fS = 1024 / fS = 2048 / fS = 2 × 2048 / = 3 × 2048 / = 4 × 2048 / = 5 × 2048 / = 6 × 2048 / fS fS fS fS fS Table 7-124. Page 0 / Register 93 (0x5D): AGC Gain-Applied Reading BIT READ/ WRITE RESET VALUE D7–D0 R XXXX XXXX 102 DESCRIPTION 1110 1000: 1110 1001: ... 0000 0000: ... 0111 0110: 0111 0111: ADC channel AGC gain = –12 dB ADC channel AGC gain = –11.5 dB ADC channel AGC gain = 0 dB ADC channel AGC gain = 59 dB ADC channel AGC gain = 59.5 dB Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-125. Page 0 / Register 94 (0x5E) Through Page 0 / Register 101 (0x65): Reserved BIT READ/ WRITE RESET VALUE D7–D0 R/W XXXX XXXX DESCRIPTION Reserved. Do not write to these registers. Table 7-126. Page 0 / Register 102 (0x66): ADC DC Measurement 1 BIT READ/ WRITE RESET VALUE D7 R/W 0 0: DC measurement is disabled for mono ADC channel 1: DC measurement is enabled for mono ADC channel D6 R/W 0 Reserved. Write only reset value. D5 R/W 0 0: DC measurement occurs based on first-order sync filter with averaging of 2D 1: DC measurement occurs based on first-order low-pass IIR filter whose coefficients are calculated based on D value D4–D0 R/W 00000 DESCRIPTION DC Measurement D setting: 00000: Reserved. Don't use. 00001: D = 1 00010: D = 2 ... 10011: D = 19 10100: D = 20 10101 to 11111: Reserved. Don't use. Table 7-127. Page 0 / Register 103 (0x67): ADC DC Measurement 2 BIT READ/ WRITE RESET VALUE D7 R/W 0 Reserved. Write only reset value. D6 R/W 0 0: DC measurement data update is enabled. 1: DC measurement data update is disabled. User can read the last updated data without any data corruption. D5 R/W 0 0: For IIR based DC measurement, the measurement value is the instantaneous output of the IIR filter 1: For IIR based DC measurement, the measurement value is update before periodic clearing of the IIR filter D4–D0 R/W 00000 BIT READ/ WRITE RESET VALUE D7–D0 R 0000 0000 DESCRIPTION IIR based DC measurement, average time setting: 00000: Infinite average is used 00001: Averaging time is 21 ADC modulator clock periods 00010: Averaging time is 22 ADC modulator clock periods ... 10011: Averaging time is 219 ADC modulator clock periods 10100: Averaging time is 220 ADC modulator clock periods 10101 to 11111: Reserved. Don't use. Table 7-128. Page 0 / Register 104 (0x67): ADC DC Measurement Output 1 DESCRIPTION ADC DC Measurement Output (23:16) Table 7-129. Page 0 / Register 105 (0x68): ADC DC Measurement Output 2 BIT READ/ WRITE RESET VALUE D7–D0 R 0000 0000 DESCRIPTION ADC DC Measurement Output (15:8) Table 7-130. Page 0 / Register 106 (0x69): ADC DC Measurement Output 3 BIT READ/ WRITE RESET VALUE D7–D0 R 0000 0000 DESCRIPTION ADC DC Measurement Output (7:0) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 103 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-131. Page 0 / Register 107 (0x0B) Through Page 0 / Register 115 (0x73): Reserved BIT READ/ WRITE RESET VALUE D7–D0 R/W XXXX XXXX DESCRIPTION Reserved. Do not write to these registers. Table 7-132. Page 0 / Register 116 (0x74): VOL/MICDET-Pin SAR ADC — Volume Control BIT READ/ WRITE RESET VALUE D7 R/W 0 0: DAC volume control is controlled by control register. (7-bit Vol ADC is powered down) 1: DAC volume control is controlled by pin. D6 R/W 0 0: Internal on-chip RC oscillator is used for the 7-bit Vol ADC for pin volume control. 1: MCLK is used for the 7-bit Vol ADC for pin volume control. D5–D4 R/W 00 00: No hysteresis for volume control ADC output 01: Hysteresis of ±1 bit 10: Hysteresis of ±2 bits 11: Reserved. Do not write this sequence to these bits. D3 R/W 0 Reserved. Write only reset value. D2–D0 R/W 000 DESCRIPTION Throughput of the 7-bit Vol ADC for pin volume control, frequency based on MCLK or internal oscillator. 000: Throughput 001: Throughput 010: Throughput 011: Throughput 100: Throughput 101: Throughput 110: Throughput 111: Throughput = = = = = = = = MCLK = 12 MHz Internal Oscillator Source 15.625 Hz 31.25 Hz 62.5 Hz 125 Hz 250 Hz 500 Hz 1 kHz 2 kHz 10.68 Hz 21.35 Hz 42.71 Hz 8.2 Hz 170 Hz 340 Hz 680 Hz 1.37 kHz Note: These values are based on a nominal oscillator frequency of 8.2 MHz. The values scale to the actual oscillator frequency. Table 7-133. Page 0 / Register 117 (0x75): VOL/MICDET-Pin Gain BIT READ/ WRITE RESET VALUE D7 R/W 0 D6–D0 R XXX XXXX DESCRIPTION Reserved. Write only zero to this bit. 000 0000: 000 0001: 000 0010: ... 010 0011: 010 0100: 010 0101: ... 101 1001: 101 1010: 101 1011: ... 111 1101: 111 1110: 111 1111: Gain applied by pin volume control = 18 dB Gain applied by pin volume control = 17.5 dB Gain applied by pin volume control = 17 dB Gain applied by pin volume control = 0.5 dB Gain applied by pin volume control = 0 dB Gain applied by pin volume control = –0.5 dB Gain applied by pin volume control = –26.5 dB Gain applied by pin volume control = –27 dB Gain applied by pin volume control = –28 dB Gain applied by pin volume control = –62 dB Gain applied by pin volume control = –63 dB Reserved. Table 7-134. Page 0 / Register 118 (0x76) Through Page 0 / Register 127 (0x7F): Reserved BIT READ/ WRITE RESET VALUE D7–D0 R/W XXXX XXXX 104 DESCRIPTION Reserved. Do not write to these registers. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com 7.4.2.2 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Control Registers, Page 1: DAC and ADC Routing, PGA, Power-Controls, and MISC LogicRelated Programmability Table 7-135. Page 1 / Register 0 (0x00): Page Control Register BIT READ/ WRITE RESET VALUE D7–D0 R/W 0000 0000 DESCRIPTION 0000 0000: 0000 0001: ... 1111 1110: 1111 1111: Page 0 selected Page 1 selected Page 254 selected Page 255 selected Table 7-136. Page 1 / Register 1 (0x01) Through Page 1 / Register 29 (0x1D): Reserved BIT READ/ WRITE RESET VALUE D7–D0 R/W XXXX XXXX DESCRIPTION Reserved. Do not write to these registers. Table 7-137. Page 1 / Register 30 (0x1E): Headphone and Speaker Amplifier Error Control BIT READ/ WRITE RESET VALUE D7–D2 R/W 0000 00 D1 R/W 0 0: Reset SP (speaker driver) power-up control bits on short-circuit detection. 1: SP (speaker driver) power-up control bits remain unchanged on short-circuit detection. D0 R/W 0 0: Reset HPOUT power-up control bit on short-circuit detection if page 1 / register 31, bit D1 = 1. 1: HPOUT power-up control bits remain unchanged on short-circuit detection. BIT READ/ WRITE RESET VALUE D7 R/W 0 0: HPOUT output driver is powered down. 1: HPOUT output driver is powered up. DESCRIPTION Reserved Table 7-138. Page 1 / Register 31 (0x1F): Headphone Drivers DESCRIPTION D6-D5 R/W 00 Reserved. Write only zero to this bit. D4–D3 R/W 00 00: Output common-mode voltage = 1.35 V 01: Output common-mode voltage = 1.5 V 10: Output common-mode voltage = 1.65 V 11: Output common-mode voltage = 1.8 V D2 R/W 1 Reserved. Write only 1 to this bit. D1 R/W 0 0: If short-circuit protection is enabled for headphone driver and short circuit detected, device limits the maximum current to the load. 1: If short-circuit protection is enabled for headphone driver and short circuit detected, device powers down the output driver. D0 R 0 0: Short circuit is not detected on the headphone driver. 1: Short circuit is detected on the headphone driver. Table 7-139. Page 1 / Register 32 (0x20): Class-D Speaker Amplifier BIT READ/ WRITE RESET VALUE D7 R/W 0 D6–D1 R/W 000 011 D0 R 0 DESCRIPTION 0: Class-D output driver is powered down. 1: Class-D output driver is powered up. Reserved. Write only the reset value to this bit. 0: Short circuit is not detected on the class-D driver. Valid only if class-D amplifier is powered up. For short-circuit flag sticky bit, see page 0 / register 44. 1: Short circuit is detected on the class-D driver. Valid only if class-D amp is powered-up. For shortcircuit flag sticky bit, see page 0 / register 44. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 105 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-140. Page 1 / Register 33 (0x21): HP Output Drivers POP Removal Settings BIT READ/ WRITE RESET VALUE D7 R/W 0 D6–D3 R/W 0111 0000: Driver power-on time = 0 μs 0001: Driver power-on time = 15.3 μs 0010: Driver power-on time = 153 μs 0011: Driver power-on time = 1.53 ms 0100: Driver power-on time = 15.3 ms 0101: Driver power-on time = 76.2 ms 0110: Driver power-on time = 153 ms 0111: Driver power-on time = 304 ms 1000: Driver power-on time = 610 ms 1001: Driver power-on time = 1.22 s 1010: Driver power-on time = 3.04 s 1011: Driver power-on time = 6.1 s 1100–1111: Reserved. Do not write these sequences to these bits. Note: These values are based on typical oscillator frequency of 8.2 MHz. Scale according to the actual oscillator frequency. D2–D1 R/W 11 00: Driver ramp-up step time = 0 ms 01: Driver ramp-up step time = 0.98 ms 10: Driver ramp-up step time = 1.95 ms 11: Driver ramp-up step time = 3.9 ms Note: These values are based on typical oscillator frequency of 8.2 MHz. Scale according to the actual oscillator frequency. D0 R/W 0 0: Weakly driven output common-mode voltage is generated from resistor divider of the AVDD supply. 1: Reserved DESCRIPTION 0: If the power down sequence is activated by device software, power down using page 1 / register 46, ││ bit D7, then power down the DAC simultaneously with the HP and SP amplifiers. 1: If the power down sequence is activated by device software, power down using page 1 / register 46, ││ bit D7, then power down DAC only after HP and SP amplifiers are completely powered down. This is to ││ optimize power-down POP. Table 7-141. Page 1 / Register 34 (0x22): Output Driver PGA Ramp-Down Period Control BIT READ/ WRITE RESET VALUE DESCRIPTION D7 R/W 0 D6–D4 R/W 000 Reserved. Write only the reset value to this bit. Speaker power-up wait time (duration based on using internal oscillator) 000: Wait time = 0 ms 001: Wait time = 3.04 ms 010: Wait time = 7.62 ms 011: Wait time = 12.2 ms 100: Wait time = 15.3 ms 101: Wait time = 19.8 ms 110: Wait time = 24.4 ms 111: Wait time = 30.5 ms Note: These values are based on typical oscillator frequency of 8.2 MHz. Scale according to the actual oscillator frequency. D3–D0 R/W 0000 Reserved. Write only the reset value to these bits. Table 7-142. Page 1 / Register 35 (0x23): DAC Output Mixer Routing BIT READ/ WRITE RESET VALUE D7–D6 R/W 00 00: DAC is not routed anywhere. 01: DAC is routed to the mixer amplifier. 10: DAC is routed directly to the HPOUT driver. 11: Reserved D5 R/W 0 0: MIC1LP input is not routed to the left-channel mixer amplifier. 1: MIC1LP input is routed to the left-channel mixer amplifier. 0 0: MIC1RP input is not routed to the left-channel mixer amplifier. 1: MIC1RP input is routed to the left-channel mixer amplifier. D4 D3–D0 106 R/W 0000 DESCRIPTION Reserved. Write only reset values. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-143. Page 1 / Register 36 (0x24): Analog Volume to HPOUT BIT READ/ WRITE RESET VALUE D7 R/W 0 D6–D0 R/W 111 1111 DESCRIPTION 0: Analog volume control is not routed to HPOUT output driver. 1: Analog volume control is routed to HPOUT output driver. Analog volume control gain (nonlinear) for the HPOUT output driver, 0 dB to –78 dB. See Table 7-33. Table 7-144. Page 1 / Register 37 (0x25): Reserved BIT READ/ WRITE RESET VALUE D7–D0 R/W 0111 1111 DESCRIPTION Reserved Table 7-145. Page 1 / Register 38 (0x26): Analog Volume to Class-D Output Driver BIT READ/ WRITE RESET VALUE D7 R/W 0 D6–D0 R/W 111 1111 DESCRIPTION 0: Analog volume control output is not routed to class-D output driver. 1: Left-channel Aanalog volume control output is routed to class-D output driver. Left-channel Aanalog volume control output gain (non-linear) for the class-D output driver, 0 dB to –78 dB. See Table 7-33. Table 7-146. Page 1 / Register 39 (0x27): Reserved BIT READ/ WRITE RESET VALUE D7–D0 R/W 0111 1111 DESCRIPTION Reserved Table 7-147. Page 1 / Register 40 (0x28): HPOUT Driver BIT READ/ WRITE RESET VALUE DESCRIPTION D7 R/W 0 D6–D3 R/W 0000 Reserved. Write only zero to this bit. D2 R/W 0 0: HPOUT driver is muted. 1: HPOUT driver is not muted. D1 R/W 1 Reserved D0 R 0 0: Not all programmed gains to HPOUT have been applied yet. 1: All programmed gains to HPOUT have been applied. 0000: HPOUT driver PGA = 0 dB 0001: HPOUT driver PGA = 1 dB 0010: HPOUT driver PGA = 2 dB ... 1000: HPOUT driver PGA = 8 dB 1001: HPOUT driver PGA = 9 dB 1010–1111: Reserved. Do not write these sequences to these bits. Table 7-148. Page 1 / Register 41 (0x29): Reserved BIT READ/ WRITE RESET VALUE D7–D0 R/W XXXX XXXX BIT READ/ WRITE RESET VALUE D7–D5 R/W 000 Reserved. Write only zeros to these bits. D4–D3 R/W 00 00: Class-D driver 01: Class-D driver 10: Class-D driver 11: Class-D driver DESCRIPTION Reserved. Do not write to this register. Table 7-149. Page 1 / Register 42 (0x2A): Class-D Output Driver Driver DESCRIPTION output stage output stage output stage output stage gain gain gain gain = 6 dB = 12 dB = 18 dB = 24 dB Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 107 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-149. Page 1 / Register 42 (0x2A): Class-D Output Driver Driver (continued) BIT READ/ WRITE RESET VALUE D2 R/W 0 0: Class-D driver is muted. 1: Class-D driver is not muted. D1 R/W 0 Reserved. Write only zero to this bit. D0 R 0 0: Not all programmed gains to the Class-D driver have been applied yet. 1: All programmed gains to the Class-D driver have been applied. DESCRIPTION Table 7-150. Page 1 / Register 43 (0x2B): Reserved BIT READ/ WRITE RESET VALUE D7-D0 R/W XXXX XXXX DESCRIPTION Reserved. Write only zero to this bit. Table 7-151. Page 1 / Register 44 (0x2C): HP Driver Control BIT READ/ WRITE RESET VALUE D7–D5 R/W 000 DESCRIPTION Debounce time for the headset short-circuit detection MCLK/DIV (Page 3 / register 16) = 1-MHz Source (1) 000: Debounce time = 001: Debounce time = 010: Debounce time = 011: Debounce time = 100: Debounce time = 101: Debounce time = 110: Debounce time = 111: Debounce time = 0 μs 8 μs 16 μs 32 μs 64 μs 128 μs 256 μs 512 μs Internal Oscillator Source 0 μs 7.8 μs 15.6 μs 31.2 μs 62.4 μs 124.9 μs 250 μs 500 μs Note: These values are based on a nominal oscillator frequency of 8.2 MHz. The values scale to the actual oscillator frequency. D4–D3 R/W 00 00: Default mode for the DAC 01: DAC performance increased by increasing the current 10: Reserved 11: DAC performance increased further by increasing the current again D2 R/W 0 0: HPOUT output driver is programmed as headphone driver. 1: HPOUT output driver is programmed as lineout driver. D1-D0 R/W 0 Reserved. Write only zero to this bit. (1) The clock used for the debounce has a clock period = debounce duration / 8. Table 7-152. Page 1 / Register 45 (0x2D): Reserved BIT READ/ WRITE RESET VALUE D7–D0 R/W XXXX XXXX DESCRIPTION Reserved. Do not write to these registers. Table 7-153. Page 1 / Register 46 (0x2E): MICBIAS BIT READ/ WRITE RESET VALUE D7 R/W 0 D6–D4 R/W 000 D3 R/W 0 0: Programmed MICBIAS is not powered up if headset detection is enabled but headset is not inserted. 1: Programmed MICBIAS is powered up even if headset is not inserted. D2 R/W 0 Reserved. Write only zero to this bit. 108 DESCRIPTION 0: Device software power down is not enabled. 1: Device software power down is enabled. Reserved. Write only zeros to these bits. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-153. Page 1 / Register 46 (0x2E): MICBIAS (continued) BIT READ/ WRITE RESET VALUE D1–D0 R/W 00 DESCRIPTION 00: MICBIAS 01: MICBIAS 10: MICBIAS 11: MICBIAS output is output is output is output is powered powered powered powered down. to 2 V. to 2.5 V. to AVDD. Table 7-154. Page 1 / Register 48 (0x30): Delta-Sigma Mono ADC Channel Fine-Gain Input Selection for P-Terminal BIT READ/ WRITE RESET VALUE D7–D6 R/W 00 00: MIC1LP is 01: MIC1LP is 10: MIC1LP is 11: MIC1LP is not selected for the MIC PGA. selected for the MIC PGA with feed-forward resistance RIN = 10 kΩ. selected for the MIC PGA with feed-forward resistance RIN = 20 kΩ. selected for the MIC PGA with feed-forward resistance RIN = 40 kΩ. D5–D4 R/W 00 00: MIC1RP is 01: MIC1RP is 10: MIC1RP is 11: MIC1RP is not selected for the MIC PGA. selected for the MIC PGA with feed-forward resistance RIN = 10 kΩ selected for the MIC PGA with feed-forward resistance RIN = 20 kΩ selected for the MIC PGA with feed-forward resistance RIN = 40 kΩ D3–D2 R/W 00 00: MIC1LM is 01: MIC1LM is 10: MIC1LM is 11: MIC1LM is not selected for the MIC PGA. selected for the MIC PGA with feed-forward resistance RIN = 10 kΩ selected for the MIC PGA with feed-forward resistance RIN = 20 kΩ selected for the MIC PGA with feed-forward resistance RIN = 40 kΩ D1–D0 R/W 00 Reserved. Write only zeros to these bits. (1) (1) DESCRIPTION Input impedance selection affects the microphone PGA gain. See Section 7.3.10.1 for details. Table 7-155. Page 1 / Register 49 (0x31): ADC Input Selection for M-Terminal BIT READ/ WRITE RESET VALUE D7–D6 R/W 00 00: CM 01: CM 10: CM 11: CM 00 00: MIC1LM is 01: MIC1LM is 10: MIC1LM is 11: MIC1LM is (1) D5–D4 D3–D0 (1) R/W 0000 DESCRIPTION is is is is not selected for the MIC PGA. selected for the MIC PGA with feed-forward resistance RIN = 10 kΩ. selected for the MIC PGA with feed-forward resistance RIN = 20 kΩ. selected for the MIC PGA with feed-forward resistance RIN = 40 kΩ. not selected for the MIC PGA. selected for the MIC PGA with feed-forward resistance RIN = 10 kΩ. selected for the MIC PGA with feed-forward resistance RIN = 20 kΩ. selected for the MIC PGA with feed-forward resistance RIN = 40 kΩ. Reserved. Write only zeros to these bits. Input impedance selection affects the microphone PGA gain. See Section 7.3.10.1 for details. Table 7-156. Page 1 / Register 50 (0x32): Input CM Settings BIT READ/ WRITE RESET VALUE D7 R/W 0 0: MIC1LP input is floating, if it is not used for the MIC PGA and analog bypass. 1: MIC1LP input is connected to CM internally, if it is not used for the MIC PGA and analog bypass. D6 R/W 0 0: MIC1RP input is floating, if it is not used for the MIC PGA and analog bypass. 1: MIC1RP input is connected to CM internally, if it is not used for the MIC PGA and analog bypass. D5 R/W 0 0: MIC1LM input is floating, if it is not used for the MIC PGA. 1: MIC1LM input is connected to CM internally, if it is not used for the MIC PGA. D4–D1 R/W 00 00 D0 R 0 DESCRIPTION Reserved. Write only zeros to these bits. 0: Not all programmed analog gains to the ADC have been applied yet. 1: All programmed analog gains to the ADC have been applied. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 109 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-157. Page 1 / Register 51 (0x33) Through Page 1 / Register 127 (0x7F): Reserved BIT READ/ WRITE RESET VALUE D7–D0 R/W XXXX XXXX 7.4.2.3 DESCRIPTION Reserved. Write only the reset value to these bits. Control Registers, Page 3: MCLK Divider for Programmable Delay Timer Default values shown for this page only become valid 100 μs following a hardware or software reset. Table 7-158. Page 3 / Register 0: Page Control Register BIT READ/ WRITE RESET VALUE D7–D0 R/W 0000 0000 DESCRIPTION 0000 0000: 0000 0001: ... 1111 1110: 1111 1111: Page 0 selected Page 1 selected Page 254 selected Page 255 selected The only register used in page 3 is register 16. The remaining page-3 registers are reserved and must not be written to. Table 7-159. Page 3 / Register 16: Timer Clock MCLK Divider BIT READ/ WRITE RESET VALUE D7 R/W 1 D6–D0 R/W 000 0001 (1) DESCRIPTION 0: Internal oscillator is used for programmable delay timer. 1: External MCLK (1) is used for programmable delay timer. MCLK Divider to Generate 1-MHz Clock for the Programmable Delay Timer 000 0000: MCLK divider = 128 000 0001: MCLK divider = 1 000 0010: MCLK divider = 2 ... 111 1110: MCLK divider = 126 111 1111: MCLK divider = 127 External clock is used only to control the delay programmed between the conversions and not used for doing the actual conversion. This feature is provided in case a more accurate delay is desired because the internal oscillator frequency varies from device to device. 7.4.2.4 Control Registers, Page 4: ADC Digital Filter Coefficients Default values shown for this page only become valid 100 μs following a hardware or software reset. Table 7-160. Page 4 / Register 0 (0x00): Page Control Register BIT READ/ WRITE RESET VALUE D7–D0 R/W 0000 0000 DESCRIPTION 0000 0000: 0000 0001: ... 1111 1110: 1111 1111: Page 0 selected Page 1 selected Page 254 selected Page 255 selected The remaining page-4 registers are either reserved registers or are used for setting coefficients for the various filters in the TLV320AIC3120. Reserved registers must not be written to. The filter coefficient registers are arranged in pairs, with two adjacent 8-bit registers containing the 16-bit coefficient for a single filter. The 16-bit integer contained in the MSB and LSB registers for a coefficient are interpreted as a 2s-complement integer, with possible values ranging from –32 768 to 32 767. When programming any coefficient value for a filter, the MSB register must always be written first, immediately followed by the LSB register. Even if only the MSB or LSB portion of the coefficient changes, both registers must be written in this sequence. is a list of the page-4 registers, excepting the previously described register 0. 110 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-161. Page-4 Registers REGISTER NUMBER RESET VALUE 1 (0x01) XXXX XXXX 2 (0x02) 0000 0001 Coefficient N0(15:8) for AGC LPF (first-order IIR) used as averager to detect level or coefficient C1(15:8) of ADC miniDSP 3 (0x03) 0001 0111 Coefficient N0(7:0) for AGC LPF (first-order IIR) used as averager to detect level or coefficient C1(7:0) of ADC miniDSP 4 (0x04) 0000 0001 Coefficient N1(15:8) for AGC LPF (first-order IIR) used as averager to detect level or coefficient C2(15:8) of ADC miniDSP 5 (0x05) 0001 0111 Coefficient N1(7:0) for AGC LPF (first-order IIR) used as averager to detect level or coefficient C2(7:0) of ADC miniDSP 6 (0x06) 0111 1101 Coefficient D1(15:8) for AGC LPF (first-order IIR) used as averager to detect level or coefficient C3(15:8) of ADC miniDSP 7 (0x07) 1101 0011 Coefficient D1(7:0) for AGC LPF (first-order IIR) used as averager to detect level or coefficient C3(7:0) of ADC miniDSP 8 (0x08) 0111 1111 Coefficient N0(15:8) for ADC-programmable first-order IIR or coefficient C4(15:8) of ADC miniDSP 9 (0x09) 1111 1111 Coefficient N0(7:0) for ADC-programmable first-order IIR or coefficient C4(7:0) of ADC miniDSP 10 (0x0A) 0000 0000 Coefficient N1(15:8) for ADC-programmable first-order IIR or coefficient C5(15:8) of ADC miniDSP 11 (0x0B) 0000 0000 Coefficient N1(7:0) for ADC-programmable first-order IIR or coefficient C5(7:0) of ADC miniDSP 12 (0x0C) 0000 0000 Coefficient D1(15:8) for ADC-programmable first-order IIR or coefficient C6(15:8) of ADC miniDSP 13 (0x0D) 0000 0000 Coefficient D1(7:0) for ADC-programmable first-order IIR or coefficient C6(7:0) of ADC miniDSP 14 (0x0E) 0111 1111 Coefficient N0(15:8) for ADC Biquad A or coefficient FIR0(15:8) for ADC FIR filter or coefficient C7(15:8) of ADC miniDSP 15 (0x0F) 1111 1111 Coefficient N0(7:0) for ADC Biquad A or coefficient FIR0(7:0) for ADC FIR filter or coefficient C7(7:0) of ADC miniDSP 16 (0x10) 0000 0000 Coefficient N1(15:8) for ADC Biquad A or coefficient FIR1(15:8) for ADC FIR filter or coefficient C8(15:8) of ADC miniDSP 17 (0x11) 0000 0000 Coefficient N1(7:0) for ADC Biquad A or coefficient FIR1(7:0) for ADC FIR filter or coefficient C8(7:0) of ADC miniDSP 18 (0x12) 0000 0000 Coefficient N2(15:8) for ADC Biquad A or coefficient FIR2(15:8) for ADC FIR filter or coefficient C9(15:8) of ADC miniDSP 19 (0x13) 0000 0000 Coefficient N2(7:0) for ADC Biquad A or coefficient FIR2(7:0) for ADC FIR filter or coefficient C9(7:0) of ADC miniDSP 20 (0x14) 0000 0000 Coefficient D1(15:8) for ADC Biquad A or coefficient FIR3(15:8) for ADC FIR filter or coefficient C10(15:8) of ADC miniDSP 21 (0x15) 0000 0000 Coefficient D1(7:0) for ADC Biquad A or coefficient FIR3(7:0) for ADC FIR filter or coefficient C10(7:0) of ADC miniDSP 22 (0x16) 0000 0000 Coefficient D2(15:8) for ADC Biquad A or coefficient FIR4(15:8) for ADC FIR filter or coefficient C11(15:8) of ADC miniDSP 23 (0x17) 0000 0000 Coefficient D2(7:0) for ADC Biquad A or coefficient FIR4(7:0) for ADC FIR filter or coefficient C11(7:0) of ADC miniDSP 24 (0x18) 0111 1111 Coefficient N0(15:8) for ADC Biquad B or coefficient FIR5(15:8) for ADC FIR filter or coefficient C12(15:8) of ADC miniDSP 25 (0x19) 1111 1111 Coefficient N0(7:0) for ADC Biquad B or coefficient FIR5(7:0) for ADC FIR filter or coefficient C12(7:0) of ADC miniDSP 26 (0x1A) 0000 0000 Coefficient N1(15:8) for ADC Biquad B or coefficient FIR6(15:8) for ADC FIR filter or coefficient C13(15:8) of ADC miniDSP 27 (0x1B) 0000 0000 Coefficient N1(7:0) for ADC Biquad B or coefficient FIR6(7:0) for ADC FIR filter or coefficient C13(7:0) of ADC miniDSP 28 (0x1C) 0000 0000 Coefficient N2(15:8) for ADC Biquad B or coefficient FIR7(15:8) for ADC FIR filter or coefficient C14(15:8) of ADC miniDSP 29 (0x1D) 0000 0000 Coefficient N2(7:0) for ADC Biquad B or coefficient FIR7(7:0) for ADC FIR filter or coefficient C14(7:0) of ADC miniDSP 30 (0x1E) 0000 0000 Coefficient D1(15:8) for ADC Biquad B or coefficient FIR8(15:8) for ADC FIR filter or coefficient C15(15:8) of ADC miniDSP REGISTER NAME Reserved. Do not write to this register. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 111 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-161. Page-4 Registers (continued) REGISTER NUMBER RESET VALUE 31 (0x1F) 0000 0000 Coefficient D1(7:0) for ADC Biquad B or coefficient FIR8(7:0) for ADC FIR filter or coefficient C15(7:0) of ADC miniDSP 32 (0x20) 0000 0000 Coefficient D2(15:8) for ADC Biquad B or coefficient FIR9(15:8) for ADC FIR filter or coefficient C16(15:8) of ADC miniDSP 33 (0x21) 0000 0000 Coefficient D2(7:0) for ADC Biquad B or coefficient FIR9(7:0) for ADC FIR filter or coefficient C16(7:0) of ADC miniDSP 34 (0x22) 0111 1111 Coefficient N0(15:8) for ADC Biquad C or coefficient FIR10(15:8) for ADC FIR filter or coefficient C17(15:8) of ADC miniDSP 35 (0x23) 1111 1111 Coefficient N0(7:0) for ADC Biquad C or coefficient FIR10(7:0) for ADC FIR filter or coefficient C17(7:0) of ADC miniDSP 36 (0x24) 0000 0000 Coefficient N1(15:8) for ADC Biquad C or coefficient FIR11(15:8) for ADC FIR filter or coefficient C18(15:8) of ADC miniDSP 37 (0x25) 0000 0000 Coefficient N1(7:0) for ADC Biquad C or coefficient FIR11(7:0) for ADC FIR filter or coefficient C18(7:0) of ADC miniDSP 38 (0x26) 0000 0000 Coefficient N2(15:8) for ADC Biquad C or coefficient FIR12(15:8) for ADC FIR filter or coefficient C19(15:8) of ADC miniDSP 39 (0x27) 0000 0000 Coefficient N2(7:0) for ADC Biquad C or coefficient FIR12(7:0) for ADC FIR filter or coefficient C19(7:0) of ADC miniDSP 40 (0x28) 0000 0000 Coefficient D1(15:8) for ADC Biquad C or coefficient FIR13(15:8) for ADC FIR filter or coefficient C20(15:8) of ADC miniDSP 41 (0x29) 0000 0000 Coefficient D1(7:0) for ADC Biquad C or coefficient FIR13(7:0) for ADC FIR filter or coefficient C20(7:0) of ADC miniDSP 42 (0x2A) 0000 0000 Coefficient D2(15:8) for ADC Biquad C or coefficient FIR14(15:8) for ADC FIR filter or coefficient C21(15:8) of ADC miniDSP 43 (0x2B) 0000 0000 Coefficient D2(7:0) for ADC Biquad C or coefficient FIR14(7:0) for ADC FIR filter or coefficient C21(7:0) of ADC miniDSP 44 (0x2C) 0111 1111 Coefficient N0(15:8) for ADC Biquad D or coefficient FIR15(15:8) for ADC FIR filter or coefficient C22(15:8) of ADC miniDSP 45 (0x2D) 1111 1111 Coefficient N0(7:0) for ADC Biquad D or coefficient FIR15(7:0) for ADC FIR filter or coefficient C22(7:0) of ADC miniDSP 46 (0x2E) 0000 0000 Coefficient N1(15:8) for ADC Biquad D or coefficient FIR16(15:8) for ADC FIR filter or coefficient C23(15:8) of ADC miniDSP 47 (0x2F) 0000 0000 Coefficient N1(7:0) for ADC Biquad D or coefficient FIR16(7:0) for ADC FIR filter or coefficient C23(7:0) of ADC miniDSP 48 (0x30) 0000 0000 Coefficient N2(15:8) for ADC Biquad D or coefficient FIR17(15:8) for ADC FIR filter or coefficient C24(15:8) of ADC miniDSP 49 (0x31) 0000 0000 Coefficient N2(7:0) for ADC Biquad D or coefficient FIR17(7:0) for ADC FIR filter or coefficient C24(7:0) of ADC miniDSP 50 (0x32) 0000 0000 Coefficient D1(15:8) for ADC Biquad D or coefficient FIR18(15:8) for ADC FIR filter or coefficient C25(15:8) of ADC miniDSP 51 (0x33) 0000 0000 Coefficient D1(7:0) for ADC Biquad D or coefficient FIR18(7:0) for ADC FIR filter or coefficient C25(7:0) of ADC miniDSP 52 (0x34) 0000 0000 Coefficient D2(15:8) for ADC Biquad D or coefficient FIR19(15:8) for ADC FIR filter or coefficient C26(15:8) of ADC miniDSP 53 (0x35) 0000 0000 Coefficient D2(7:0) for ADC Biquad D or coefficient FIR19(7:0) for ADC FIR filter or coefficient C26(7:0) of ADC miniDSP 54 (0x36) 0111 1111 Coefficient N0(15:8) for ADC Biquad E or coefficient FIR20(15:8) for ADC FIR filter or coefficient C27(15:8) of ADC miniDSP 55 (0x37) 1111 1111 Coefficient N0(7:0) for ADC Biquad E or coefficient FIR20(7:0) for ADC FIR filter or coefficient C27(7:0) of ADC miniDSP 56 (0x38) 0000 0000 Coefficient N1(15:8) for ADC Biquad E or coefficient FIR21(15:8) for ADC FIR filter or coefficient C28(15:8) of ADC miniDSP 57 (0x39) 0000 0000 Coefficient N1(7:0) for ADC Biquad E or coefficient FIR21(7:0) for ADC FIR filter or coefficient C28(7:0) of ADC miniDSP 112 REGISTER NAME Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-161. Page-4 Registers (continued) REGISTER NUMBER RESET VALUE 58 (0x3A) 0000 0000 Coefficient N2(15:8) for ADC Biquad E or coefficient FIR22(15:8) for ADC FIR filter or coefficient C29(15:8) of ADC miniDSP 59 (0x3B) 0000 0000 Coefficient N2(7:0) for ADC Biquad E or coefficient FIR22(7:0) for ADC FIR filter or coefficient C29(7:0) of ADC miniDSP 60 (0x3C) 0000 0000 Coefficient D1(15:8) for ADC Biquad E or coefficient FIR23(15:8) for ADC FIR filter or coefficient C30(15:8) of ADC miniDSP 61 (0x3D) 0000 0000 Coefficient D1(7:0) for ADC Biquad E or coefficient FIR23(7:0) for ADC FIR filter or coefficient C30(7:0) of ADC miniDSP 62 (0x3E) 0000 0000 Coefficient D2(15:8) for ADC Biquad E or coefficient FIR24(15:8) for ADC FIR filter or coefficient C31(15:8) of ADC miniDSP 63 (0x3F) 0000 0000 Coefficient D2(7:0) for ADC Biquad E or coefficient FIR24(7:0) for ADC FIR filter or coefficient C31(7:0) of ADC miniDSP 64 (0x40) 0000 0000 Coefficient C32(15:8) of ADC miniDSP 65 (0x41) 0000 0000 Coefficient C32(7:0) of ADC miniDSP 66 (0x42) 0000 0000 Coefficient C33(15:8) of ADC miniDSP 67 (0x43) 0000 0000 Coefficient C33(7:0) of ADC miniDSP 68 (0x44) 0000 0000 Coefficient C34(15:8) of ADC miniDSP 69 (0x45) 0000 0000 Coefficient C34(7:0) of ADC miniDSP 70 (0x46) 0000 0000 Coefficient C35(15:8) of ADC miniDSP 71 (0x47) 0000 0000 Coefficient C35(7:0) of ADC miniDSP 72 (0x48) 0000 0000 Coefficient C36(15:8) of ADC miniDSP REGISTER NAME 73 (0x49) 0000 0000 Coefficient C36(7:0) of ADC miniDSP 74 (0x4A) 0000 0000 Coefficient C37(15:8) of ADC miniDSP 75 (0x4B) 0000 0000 Coefficient C37(7:0) of ADC miniDSP 76 (0x4C) 0000 0000 Coefficient C38(15:8) of ADC miniDSP 77 (0x4D) 0000 0000 Coefficient C38(7:0) of ADC miniDSP 78 (0x4E) 0000 0000 Coefficient C39(15:8) of ADC miniDSP 79 (0x4F) 0000 0000 Coefficient C39(7:0) of ADC miniDSP 80 (0x50) 0000 0000 Coefficient C40(15:8) of ADC miniDSP 81 (0x51) 0000 0000 Coefficient C40(7:0) of ADC miniDSP 82 (0x52) 0000 0000 Coefficient C41(15:8) of ADC miniDSP 83 (0x53) 0000 0000 Coefficient C41(7:0) of ADC miniDSP 84 (0x54) 0000 0000 Coefficient C42(15:8) of ADC miniDSP 85 (0x55) 0000 0000 Coefficient C42(7:0) of ADC miniDSP 86 (0x56) 0000 0000 Coefficient C43(15:8) of ADC miniDSP 87 (0x57) 0000 0000 Coefficient C43(7:0) of ADC miniDSP 88 (0x58) 0000 0000 Coefficient C44(15:8) of ADC miniDSP 89 (0x59) 0000 0000 Coefficient C44(7:0) of ADC miniDSP 90 (0x5A) 0000 0000 Coefficient C45(15:8) of ADC miniDSP 91 (0x5B) 0000 0000 Coefficient C45(7:0) of ADC miniDSP 92 (0x5C) 0000 0000 Coefficient C46(15:8) of ADC miniDSP 93 (0x5D) 0000 0000 Coefficient C46(7:0) of ADC miniDSP 94 (0x5E) 0000 0000 Coefficient C47(15:8) of ADC miniDSP 95 (0x5F) 0000 0000 Coefficient C47(7:0) of ADC miniDSP 96 (0x60) 0000 0000 Coefficient C48(15:8) of ADC miniDSP 97 (0x61) 0000 0000 Coefficient C48(7:0) of ADC miniDSP 98 (0x62) 0000 0000 Coefficient C49(15:8) of ADC miniDSP 99 (0x63) 0000 0000 Coefficient C49(7:0) of ADC miniDSP Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 113 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-161. Page-4 Registers (continued) REGISTER NUMBER RESET VALUE 100 (0x64) 0000 0000 Coefficient C50(15:8) of ADC miniDSP 101 (0x65) 0000 0000 Coefficient C50(7:0) of ADC miniDSP 102 (0x66) 0000 0000 Coefficient C51(15:8) of ADC miniDSP 103 (0x67) 0000 0000 Coefficient C51(7:0) of ADC miniDSP 104 (0x68) 0000 0000 Coefficient C52(15:8) of ADC miniDSP 105 (0x69) 0000 0000 Coefficient C52(7:0) of ADC miniDSP 106 (0x6A) 0000 0000 Coefficient C53(15:8) of ADC miniDSP REGISTER NAME 107 (0x6B) 0000 0000 Coefficient C53(7:0) of ADC miniDSP 108 (0x6C) 0000 0000 Coefficient C54(15:8) of ADC miniDSP 109 (0x6D) 0000 0000 Coefficient C54(7:0) of ADC miniDSP 110 (0x6E) 0000 0000 Coefficient C55(15:8) of ADC miniDSP 111 (0x6F) 0000 0000 Coefficient C55(7:0) of ADC miniDSP 112 (0x70) 0000 0000 Coefficient C56(15:8) of ADC miniDSP 113 (0x71) 0000 0000 Coefficient C56(7:0) of ADC miniDSP 114 (0x72) 0000 0000 Coefficient C57(15:8) of ADC miniDSP 115 (0x73) 0000 0000 Coefficient C57(7:0) of ADC miniDSP 116 (0x74) 0000 0000 Coefficient C58(15:8) of ADC miniDSP 117 (0x75) 0000 0000 Coefficient C58(7:0) of ADC miniDSP 118 (0x76) 0000 0000 Coefficient C59(15:8) of ADC miniDSP 119 (0x77) 0000 0000 Coefficient C59(7:0) of ADC miniDSP 120 (0x78) 0000 0000 Coefficient C60(15:8) of ADC miniDSP 121 (0x79) 0000 0000 Coefficient C60(7:0) of ADC miniDSP 122 (0x7A) 0000 0000 Coefficient C61(15:8) of ADC miniDSP 123 (0x7B) 0000 0000 Coefficient C61(7:0) of ADC miniDSP 124 (0x7C) 0000 0000 Coefficient C62(15:8) of ADC miniDSP 125 (0x7D) 0000 0000 Coefficient C62(7:0) of ADC miniDSP 126 (0x7E) 0000 0000 Coefficient C63(15:8) of ADC miniDSP 127 (0x7F) 0000 0000 Coefficient C63(7:0) of ADC miniDSP 7.4.2.5 Control Registers, Page 5: ADC Programmable Coefficients RAM (65:127) Default values shown for this page only become valid 100 μs following a hardware or software reset. Table 7-162. Page 5 / Register 0 (0x00): Page Control Register BIT D7–D0 114 READ/ WRITE R/W RESET VALUE 0000 0000 DESCRIPTION 0000 0000: 0000 0001: ... 1111 1110: 1111 1111: Page 0 selected Page 1 selected Page 254 selected Page 255 selected Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 The remaining page-5 registers are either reserved registers or are used for setting coefficients for the various filters in the TLV320AIC3120. Reserved registers must not be written to. The filter coefficient registers are arranged in pairs, with two adjacent 8-bit registers containing the 16-bit coefficient for a single filter. The 16-bit integer contained in the MSB and LSB registers for a coefficient are interpreted as a 2s-complement integer, with possible values ranging from –32 768 to 32 767. When programming any coefficient value for a filter, the MSB register must always be written first, immediately followed by the LSB register. Even if only the MSB or LSB portion of the coefficient changes, both registers must be written in this sequence. Table 7-163 is a list of the page-5 registers, excepting the previously described register 0. Table 7-163. Page-5 Registers REGISTER NUMBER RESET VALUE 1 (0x01) XXXX XXXX Reserved. Do not write to this register. 2 (0x02) 0000 0000 Coefficient C65(15:8) of ADC miniDSP 3 (0x03) 0000 0000 Coefficient C65(7:0) of ADC miniDSP 4 (0x04) 0000 0000 Coefficient C66(15:8) of ADC miniDSP 5 (0x05) 0000 0000 Coefficient C66(7:0) of ADC miniDSP 6 (0x06) 0000 0000 Coefficient C67(15:8) of ADC miniDSP 7 (0x07) 0000 0000 Coefficient C67(7:0) of ADC miniDSP 8 (0x08) 0000 0000 Coefficient C68(15:8) of ADC miniDSP 9 (0x09) 0000 0000 Coefficient C68(7:0) of ADC miniDSP 10 (0x0A) 0000 0000 Coefficient C69(15:8) of ADC miniDSP REGISTER NAME 11 (0x0B) 0000 0000 Coefficient C69(7:0) of ADC miniDSP 12 (0x0C) 0000 0000 Coefficient C70(15:8) of ADC miniDSP 13 (0x0D) 0000 0000 Coefficient C70(7:0) of ADC miniDSP 14 (0x0E) 0000 0000 Coefficient C71(15:8) of ADC miniDSP 15 (0x0F) 0000 0000 Coefficient C71(7:0) of ADC miniDSP 16 (0x10) 0000 0000 Coefficient C72(15:8) of ADC miniDSP 17 (0x11) 0000 0000 Coefficient C72(7:0) of ADC miniDSP 18 (0x12) 0000 0000 Coefficient C73(15:8) of ADC miniDSP 19 (0x13) 0000 0000 Coefficient C73(7:0) of ADC miniDSP 20 (0x14) 0000 0000 Coefficient C74(15:8) of ADC miniDSP 21 (0x15) 0000 0000 Coefficient C74(7:0) of ADC miniDSP 22 (0x16) 0000 0000 Coefficient C75(15:8) of ADC miniDSP 23 (0x17) 0000 0000 Coefficient C75(7:0) of ADC miniDSP 24 (0x18) 0000 0000 Coefficient C76(15:8) of ADC miniDSP 25 (0x19) 0000 0000 Coefficient C76(7:0) of ADC miniDSP 26 (0x1A) 0000 0000 Coefficient C77(15:8) of ADC miniDSP 27 (0x1B) 0000 0000 Coefficient C77(7:0) of ADC miniDSP 28 (0x1C) 0000 0000 Coefficient C78(15:8) of ADC miniDSP 29 (0x1D) 0000 0000 Coefficient C78(7:0) of ADC miniDSP 30 (0x1E) 0000 0000 Coefficient C79(15:8) of ADC miniDSP 31 (0x1F) 0000 0000 Coefficient C79(7:0) of ADC miniDSP 32 (0x20) 0000 0000 Coefficient C80(15:8) of ADC miniDSP 33 (0x21) 0000 0000 Coefficient C80(7:0) of ADC miniDSP 34 (0x22) 0000 0000 Coefficient C81(15:8) of ADC miniDSP 35 (0x23) 0000 0000 Coefficient C81(7:0) of ADC miniDSP 36 (0x24) 0000 0000 Coefficient C82(15:8) of ADC miniDSP Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 115 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-163. Page-5 Registers (continued) REGISTER NUMBER RESET VALUE 37 (0x25) 0000 0000 Coefficient C82(7:0) of ADC miniDSP 38 (0x26) 0000 0000 Coefficient C83(15:8) of ADC miniDSP 39 (0x27) 0000 0000 Coefficient C83(7:0) of ADC miniDSP 40 (0x28) 0000 0000 Coefficient C84(15:8) of ADC miniDSP 41 (0x29) 0000 0000 Coefficient C84(7:0) of ADC miniDSP 42 (0x2A) 0000 0000 Coefficient C85(15:8) of ADC miniDSP 43 (0x2B) 0000 0000 Coefficient C85(7:0) of ADC miniDSP 44 (0x2C) 0000 0000 Coefficient C86(15:8) of ADC miniDSP 45 (0x2D) 0000 0000 Coefficient C86(7:0) of ADC miniDSP 46 (0x2E) 0000 0000 Coefficient C87(15:8) of ADC miniDSP 47 (0x2F) 0000 0000 Coefficient C87(7:0) of ADC miniDSP 48 (0x30) 0000 0000 Coefficient C88(15:8) of ADC miniDSP 49 (0x31) 0000 0000 Coefficient C88(7:0) of ADC miniDSP 50 (0x32) 0000 0000 Coefficient C89(15:8) of ADC miniDSP 51 (0x33) 0000 0000 Coefficient C89(7:0) of ADC miniDSP 52 (0x34) 0000 0000 Coefficient C90(15:8) of ADC miniDSP 53 (0x35) 0000 0000 Coefficient C90(7:0) of ADC miniDSP 54 (0x36) 0000 0000 Coefficient C91(15:8) of ADC miniDSP 55 (0x37) 0000 0000 Coefficient C91(7:0) of ADC miniDSP 56 (0x38) 0000 0000 Coefficient C92(15:8) of ADC miniDSP REGISTER NAME 57 (0x39) 0000 0000 Coefficient C92(7:0) of ADC miniDSP 58 (0x3A) 0000 0000 Coefficient C93(15:8) of ADC miniDSP 59 (0x3B) 0000 0000 Coefficient C93(7:0) of ADC miniDSP 60 (0x3C) 0000 0000 Coefficient C94(15:8) of ADC miniDSP 61 (0x3D) 0000 0000 Coefficient C94(7:0) of ADC miniDSP 62 (0x3E) 0000 0000 Coefficient C95(15:8) of ADC miniDSP 63 (0x3F) 0000 0000 Coefficient C95(7:0) of ADC miniDSP 64 (0x40) 0000 0000 Coefficient C96(15:8) of ADC miniDSP 65 (0x41) 0000 0000 Coefficient C96(7:0) of ADC miniDSP 66 (0x42) 0000 0000 Coefficient C97(15:8) of ADC miniDSP 67 (0x43) 0000 0000 Coefficient C97(7:0) of ADC miniDSP 68 (0x44) 0000 0000 Coefficient C98(15:8) of ADC miniDSP 69 (0x45) 0000 0000 Coefficient C98(7:0) of ADC miniDSP 70 (0x46) 0000 0000 Coefficient C99(15:8) of ADC miniDSP 71 (0x47) 0000 0000 Coefficient C99(7:0) of ADC miniDSP 72 (0x48) 0000 0000 Coefficient C100(15:8) of ADC miniDSP 73 (0x49) 0000 0000 Coefficient C100(7:0) of ADC miniDSP 74 (0x4A) 0000 0000 Coefficient C101(15:8) of ADC miniDSP 75 (0x4B) 0000 0000 Coefficient C101(7:0) of ADC miniDSP 76 (0x4C) 0000 0000 Coefficient C102(15:8) of ADC miniDSP 77 (0x4D) 0000 0000 Coefficient C102(7:0) of ADC miniDSP 78 (0x4E) 0000 0000 Coefficient C103(15:8) of ADC miniDSP 79 (0x4F) 0000 0000 Coefficient C103(7:0) of ADC miniDSP 80 (0x50) 0000 0000 Coefficient C104(15:8) of ADC miniDSP 81 (0x51) 0000 0000 Coefficient C104(7:0) of ADC miniDSP 82 (0x52) 0000 0000 Coefficient C105(15:8) of ADC miniDSP 83 (0x53) 0000 0000 Coefficient C105(7:0) of ADC miniDSP 116 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-163. Page-5 Registers (continued) REGISTER NUMBER RESET VALUE 84 (0x54) 0000 0000 Coefficient C106(15:8) of ADC miniDSP 85 (0x55) 0000 0000 Coefficient C106(7:0) of ADC miniDSP 86 (0x56) 0000 0000 Coefficient C107(15:8) of ADC miniDSP 87 (0x57) 0000 0000 Coefficient C107(7:0) of ADC miniDSP 88 (0x58) 0000 0000 Coefficient C108(15:8) of ADC miniDSP 89 (0x59) 0000 0000 Coefficient C108(7:0) of ADC miniDSP 90 (0x5A) 0000 0000 Coefficient C109(15:8) of ADC miniDSP REGISTER NAME 91 (0x5B) 0000 0000 Coefficient C109(7:0) of ADC miniDSP 92 (0x5C) 0000 0000 Coefficient C110(15:8) of ADC miniDSP 93 (0x5D) 0000 0000 Coefficient C110(7:0) of ADC miniDSP 94 (0x5E) 0000 0000 Coefficient C111(15:8) of ADC miniDSP 95 (0x5F) 0000 0000 Coefficient C111(7:0) of ADC miniDSP 96 (0x60) 0000 0000 Coefficient C112(15:8) of ADC miniDSP 97 (0x61) 0000 0000 Coefficient C112(7:0) of ADC miniDSP 98 (0x62) 0000 0000 Coefficient C113(15:8) of ADC miniDSP 99 (0x63) 0000 0000 Coefficient C113(7:0) of ADC miniDSP 100 (0x64) 0000 0000 Coefficient C114(15:8) of ADC miniDSP 101 (0x65) 0000 0000 Coefficient C114(7:0) of ADC miniDSP 102 (0x66) 0000 0000 Coefficient C115(15:8) of ADC miniDSP 103 (0x67) 0000 0000 Coefficient C115(7:0) of ADC miniDSP 104 (0x68) 0000 0000 Coefficient C117(15:8) of ADC miniDSP 105 (0x69) 0000 0000 Coefficient C117(7:0) of ADC miniDSP 106 (0x6A) 0000 0000 Coefficient C117(15:8) of ADC miniDSP 107 (0x6B) 0000 0000 Coefficient C117(7:0) of ADC miniDSP 108 (0x6C) 0000 0000 Coefficient C118(15:8) of ADC miniDSP 109 (0x6D) 0000 0000 Coefficient C118(7:0) of ADC miniDSP 110 (0x6E) 0000 0000 Coefficient C119(15:8) of ADC miniDSP 111 (0x6F) 0000 0000 Coefficient C119(7:0) of ADC miniDSP 112 (0x70) 0000 0000 Coefficient C120(15:8) of ADC miniDSP 113 (0x71) 0000 0000 Coefficient C120(7:0) of ADC miniDSP 114 (0x72) 0000 0000 Coefficient C121(15:8) of ADC miniDSP 115 (0x73) 0000 0000 Coefficient C121(7:0) of ADC miniDSP 116 (0x74) 0000 0000 Coefficient C122(15:8) of ADC miniDSP 117 (0x75) 0000 0000 Coefficient C122(7:0) of ADC miniDSP 118 (0x76) 0000 0000 Coefficient C123(15:8) of ADC miniDSP 119 (0x77) 0000 0000 Coefficient C123(7:0) of ADC miniDSP 120 (0x78) 0000 0000 Coefficient C124(15:8) of ADC miniDSP 121 (0x79) 0000 0000 Coefficient C124(7:0) of ADC miniDSP 122 (0x7A) 0000 0000 Coefficient C125(15:8) of ADC miniDSP 123 (0x7B) 0000 0000 Coefficient C125(7:0) of ADC miniDSP 124 (0x7C) 0000 0000 Coefficient C126(15:8) of ADC miniDSP 125 (0x7D) 0000 0000 Coefficient C126(7:0) of ADC miniDSP 126 (0x7E) 0000 0000 Coefficient C127(15:8) of ADC miniDSP 127 (0x7F) 0000 0000 Coefficient C127(7:0) of ADC miniDSP Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 117 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 7.4.2.6 www.ti.com Control Registers, Page 8: DAC Programmable Coefficients RAM Buffer A (1:63) Default values shown for this page only become valid 100 μs following a hardware or software reset. Table 7-164. Page 8 / Register 0: Page Control Register BIT READ/ WRITE RESET VALUE D7–D0 R/W 0000 0000 DESCRIPTION 0000 0000: 0000 0001: ... 1111 1110: 1111 1111: Page 0 selected Page 1 selected Page 254 selected Page 255 selected The remaining page-8 registers are either reserved registers or are used for setting coefficients for the various filters in the TLV320AIC3120. Reserved registers must not be written to. The filter coefficient registers are arranged in pairs, with two adjacent 8-bit registers containing the 16-bit coefficient for a single filter. The 16-bit integer contained in the MSB and LSB registers for a coefficient are interpreted as a 2s-complement integer, with possible values ranging from –32 768 to 32 767. When programming any coefficient value for a filter, the MSB register must always be written first, immediately followed by the LSB register. Even if only the MSB or LSB portion of the coefficient changes, both registers must be written in this sequence. is a list of the page-8 registers, excepting the previously described register 0. Table 7-165. Page 8 / Register 1(0x01): DAC Coefficient RAM Control BIT READ/ WRITE RESET VALUE D7–D4 R/W 0000 D3 R 0 DAC miniDSP generated flag for toggling MSB of coefficient RAM address (only used in non-adaptive mode) D2 R/W 0 DAC Adaptive Filtering Control 0: Adaptive filtering disabled in DAC 1: Adaptive filtering enabled in DAC D1 R 0 DAC Adaptive Filter Buffer Control Flag 0: In adaptive filter mode, DAC accesses DAC coefficient Buffer A and the external control interface accesses DAC coefficient Buffer B 1: In adaptive filter mode, DAC accesses DAC coefficient Buffer B and the external control interface accesses DAC coefficient Buffer A D0 R/W 0 DAC Adaptive Filter Buffer Switch Control 0: DAC coefficient buffers are not switched at the next frame boundary. 1: DAC coefficient buffers are switched at the next frame boundary, if adaptive filtering mode is enabled. This bit self-clears on switching. DESCRIPTION Reserved. Write only the reset value. Table 7-166. Page-8 Registers 118 REGISTER NUMBER RESET VALUE REGISTER NAME 2 (0x02) 0111 1111 Coefficient N0(15:8) for DAC-programmable biquad A or coefficient C1(15:8) of DAC miniDSP (DAC buffer A) 3 (0x03) 1111 1111 Coefficient N0(7:0) for DAC-programmable biquad A or coefficient C1(7:0) of DAC miniDSP (DAC buffer A) 4 (0x04) 0000 0000 Coefficient N1(15:8) for DAC-programmable biquad A or coefficient C2(15:8) of DAC miniDSP (DAC buffer A) 5 (0x05) 0000 0000 Coefficient N1(7:0) for DAC-programmable biquad A or coefficient C2(7:0) of DAC miniDSP (DAC buffer A) 6 (0x06) 0000 0000 Coefficient N2(15:8) for DAC-programmable biquad A or coefficient C3(15:8) of DAC miniDSP (DAC buffer A) 7 (0x07) 0000 0000 Coefficient N2(7:0) for DAC-programmable biquad A or coefficient C3(7:0) of DAC miniDSP (DAC buffer A) 8 (0x08) 0000 0000 Coefficient D1(15:8) for DAC-programmable biquad A or coefficient C4(15:8) of DAC miniDSP (DAC buffer A) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-166. Page-8 Registers (continued) REGISTER NUMBER RESET VALUE 9 (0x09) 0000 0000 Coefficient D1(7:0) for DAC-programmable biquad A or coefficient C4(7:0) of DAC miniDSP (DAC buffer A) 10 (0x0A) 0000 0000 Coefficient D2(15:8) for DAC-programmable biquad A or coefficient C5(15:8) of DAC miniDSP (DAC buffer A) 11 (0x0B) 0000 0000 Coefficient D2(7:0) for DAC-programmable biquad A or coefficient C5(7:0) of DAC miniDSP (DAC buffer A) 12 (0x0C) 0111 1111 Coefficient N0(15:8) for DAC-programmable biquad B or coefficient C6(15:8) of DAC miniDSP (DAC buffer A) 13 (0x0D) 1111 1111 Coefficient N0(7:0) for DAC-programmable biquad B or coefficient C6(7:0) of DAC miniDSP (DAC buffer A) 14 (0x0E) 0000 0000 Coefficient N1(15:8) for DAC-programmable biquad B or coefficient C7(15:8) of DAC miniDSP (DAC buffer A) 15 (0x0F) 0000 0000 Coefficient N1(7:0) for DAC-programmable biquad B or coefficient C7(7:0) of DAC miniDSP (DAC buffer A) 16 (0x10) 0000 0000 Coefficient N2(15:8) for DAC-programmable biquad B or coefficient C8(15:8) of DAC miniDSP (DAC buffer A) 17 (0x11) 0000 0000 Coefficient N2(7:0) for DAC-programmable biquad B or coefficient C8(7:0) of DAC miniDSP (DAC buffer A) 18 (0x12) 0000 0000 Coefficient D1(15:8) for DAC-programmable biquad B or coefficient C9(15:8) of DAC miniDSP (DAC buffer A) 19 (0x13) 0000 0000 Coefficient D1(7:0) for DAC-programmable biquad B or coefficient C9(7:0) of DAC miniDSP (DAC buffer A) 20 (0x14) 0000 0000 Coefficient D2(15:8) for DAC-programmable biquad B or coefficient C10(15:8) of DAC miniDSP (DAC buffer A) 21 (0x15) 0000 0000 Coefficient D2(7:0) for DAC-programmable biquad B or coefficient C10(7:0) of DAC miniDSP (DAC buffer A) 22 (0x16) 0111 1111 Coefficient N0(15:8) for DAC-programmable biquad C or coefficient C11(15:8) of DAC miniDSP (DAC buffer A) 23 (0x17) 1111 1111 Coefficient N0(7:0) for DAC-programmable biquad C or coefficient C11(7:0) of DAC miniDSP (DAC buffer A) 24 (0x18) 0000 0000 Coefficient N1(15:8) for DAC-programmable biquad C or coefficient C12(15:8) of DAC miniDSP (DAC buffer A) 25 (0x19) 0000 0000 Coefficient N1(7:0) for DAC-programmable biquad C or coefficient C12(7:0) of DAC miniDSP (DAC buffer A) 26 (0x1A) 0000 0000 Coefficient N2(15:8) for DAC-programmable biquad C or coefficient C13(15:8) of DAC miniDSP (DAC buffer A) 27 (0x1B) 0000 0000 Coefficient N2(7:0) for DAC-programmable biquad C or coefficient C13(7:0) of DAC miniDSP (DAC buffer A) 28 (0x1C) 0000 0000 Coefficient D1(15:8) for DAC-programmable biquad C or coefficient C14(15:8) of DAC miniDSP (DAC buffer A) 29 (0x1D) 0000 0000 Coefficient D1(7:0) for DAC-programmable biquad C or coefficient C14(7:0) of DAC miniDSP (DAC buffer A) 30 (0x1E) 0000 0000 Coefficient D2(15:8) for DAC-programmable biquad C or coefficient C15(15:8) of DAC miniDSP (DAC buffer A) 31 (0x1F) 0000 0000 Coefficient D2(7:0) for DAC-programmable biquad C or coefficient C15(7:0) of DAC miniDSP (DAC buffer A) 32 (0x20) 0111 1111 Coefficient N0(15:8) for DAC-programmable biquad D or coefficient C16(15:8) of DAC miniDSP (DAC buffer A) 33 (0x21) 1111 1111 Coefficient N0(7:0) for DAC-programmable biquad D or coefficient C16(7:0) of DAC miniDSP (DAC buffer A) 34 (0x22) 0000 0000 Coefficient N1(15:8) for DAC-programmable biquad D or coefficient C17(15:8) of DAC miniDSP (DAC buffer A) 35 (0x23) 0000 0000 Coefficient N1(7:0) for DAC-programmable biquad D or coefficient C17(7:0) of DAC miniDSP (DAC buffer A) REGISTER NAME Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 119 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-166. Page-8 Registers (continued) 120 REGISTER NUMBER RESET VALUE 36 (0x24) 0000 0000 Coefficient N2(15:8) for DAC-programmable biquad D or coefficient C18(15:8) of DAC miniDSP (DAC buffer A) 37 (0x25) 0000 0000 Coefficient N2(7:0) for DAC-programmable biquad D or coefficient C18(7:0) of DAC miniDSP (DAC buffer A) 38 (0x26) 0000 0000 Coefficient D1(15:8) for DAC-programmable biquad D or coefficient C19(15:8) of DAC miniDSP (DAC buffer A) 39 (0x27) 0000 0000 Coefficient D1(7:0) for DAC-programmable biquad D or coefficient C19(7:0) of DAC miniDSP (DAC buffer A) 40 (0x28) 0000 0000 Coefficient D2(15:8) for DAC-programmable biquad D or coefficient C20(15:8) of DAC miniDSP (DAC buffer A) 41 (0x29) 0000 0000 Coefficient D2(7:0) for DAC-programmable biquad D or coefficient C20(7:0) of DAC miniDSP (DAC buffer A) 42 (0x2A) 0111 1111 Coefficient N0(15:8) for DAC-programmable biquad E or coefficient C21(15:8) of DAC miniDSP (DAC buffer A) 43 (0x2B) 1111 1111 Coefficient N0(7:0) for DAC-programmable biquad E or coefficient C21(7:0) of DAC miniDSP (DAC buffer A) 44 (0x2C) 0000 0000 Coefficient N1(15:8) for DAC-programmable biquad E or coefficient C22(15:8) of DAC miniDSP (DAC buffer A) 45 (0x2D) 0000 0000 Coefficient N1(7:0) for DAC-programmable biquad E or coefficient C22(7:0) of DAC miniDSP (DAC buffer A) 46 (0x2E) 0000 0000 Coefficient N2(15:8) for DAC-programmable biquad E or coefficient C23(15:8) of DAC miniDSP (DAC buffer A) 47 (0x2F) 0000 0000 Coefficient N2(7:0) for DAC-programmable biquad E or coefficient C23(7:0) of DAC miniDSP (DAC buffer A) 48 (0x30) 0000 0000 Coefficient D1(15:8) for DAC-programmable biquad E or coefficient C24(15:8) of DAC miniDSP (DAC buffer A) 49 (0x31) 0000 0000 Coefficient D1(7:0) for DAC-programmable biquad E or coefficient C24(7:0) of DAC miniDSP (DAC buffer A) 50 (0x32) 0000 0000 Coefficient D2(15:8) for DAC-programmable biquad E or coefficient C25(15:8) of DAC miniDSP (DAC buffer A) 51 (0x33) 0000 0000 Coefficient D2(7:0) for DAC-programmable biquad E or coefficient C25(7:0) of DAC miniDSP (DAC buffer A) 52 (0x34) 0111 1111 Coefficient N0(15:8) for DAC-programmable biquad F or coefficient C26(15:8) of DAC miniDSP (DAC buffer A) 53 (0x35) 1111 1111 Coefficient N0(7:0) for DAC-programmable biquad F or coefficient C26(7:0) of DAC miniDSP (DAC buffer A) 54 (0x36) 0000 0000 Coefficient N1(15:8) for DAC-programmable biquad F or coefficient C27(15:8) of DAC miniDSP (DAC buffer A) 55 (0x37) 0000 0000 Coefficient N1(7:0) for DAC-programmable biquad F or coefficient C27(7:0) of DAC miniDSP (DAC buffer A) 56 (0x38) 0000 0000 Coefficient N2(15:8) for DAC-programmable biquad F or coefficient C28(15:8) of DAC miniDSP (DAC buffer A) 57 (0x39) 0000 0000 Coefficient N2(7:0) for DAC-programmable biquad F or coefficient C28(7:0) of DAC miniDSP (DAC buffer A) 58 (0x3A) 0000 0000 Coefficient D1(15:8) for DAC-programmable biquad F or coefficient C29(15:8) of DAC miniDSP (DAC buffer A) 59 (0x3B) 0000 0000 Coefficient D1(7:0) for DAC-programmable biquad F or coefficient C29(7:0) of DAC miniDSP (DAC buffer A) 60 (0x3C) 0000 0000 Coefficient D2(15:8) for DAC-programmable biquad F or coefficient C30(15:8) of DAC miniDSP (DAC buffer A) 61 (0x3D) 0000 0000 Coefficient D2(7:0) for DAC-programmable biquad F or coefficient C30(7:0) of DAC miniDSP (DAC buffer A) 62 (0x3E) 0000 0000 Coefficient C31(15:8) of DAC miniDSP (DAC buffer A) 63 (0x3F) 0000 0000 Coefficient C31(7:0) of DAC miniDSP (DAC buffer A) 64 (0x40) 0000 0000 Coefficient C32(15:8) of DAC miniDSP (DAC buffer A) REGISTER NAME Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-166. Page-8 Registers (continued) REGISTER NUMBER RESET VALUE 65 (0x41) 0000 0000 Coefficient C32(7:0) of DAC miniDSP (DAC buffer A) 66 (0x42) 0111 1111 Coefficient C33(15:8) of DAC miniDSP (DAC buffer A) 67 (0x43) 1111 1111 Coefficient C33(7:0) of DAC miniDSP (DAC buffer A) 68 (0x44) 0000 0000 Coefficient C34(15:8) of DAC miniDSP (DAC buffer A) 69 (0x45) 0000 0000 Coefficient C34(7:0) of DAC miniDSP (DAC buffer A) 70 (0x46) 0000 0000 Coefficient C35(15:8) of DAC miniDSP (DAC buffer A) 71 (0x47) 0000 0000 Coefficient C35(7:0) of DAC miniDSP (DAC buffer A) 72 (0x48) 0000 0000 Coefficient C36(15:8) of DAC miniDSP (DAC buffer A) 73 (0x49) 0000 0000 Coefficient C36(7:0) of DAC miniDSP (DAC buffer A) 74 (0x4A) 0000 0000 Coefficient C37(15:8) of DAC miniDSP (DAC buffer A) REGISTER NAME 75 (0x4B) 0000 0000 Coefficient C37(7:0) of DAC miniDSP (DAC buffer A) 76 (0x4C) 0111 1111 Coefficient C38(15:8) of DAC miniDSP (DAC buffer A) 77 (0x4D) 1111 1111 Coefficient C38(7:0) of DAC miniDSP (DAC buffer A) 78 (0x4E) 0000 0000 Coefficient C39(15:8) of DAC miniDSP (DAC buffer A) 79 (0x4F) 0000 0000 Coefficient C39(7:0) of DAC miniDSP (DAC buffer A) 80 (0x50) 0000 0000 Coefficient C40(15:8) of DAC miniDSP (DAC buffer A) 81 (0x51) 0000 0000 Coefficient C40(7:0) of DAC miniDSP (DAC buffer A) 82 (0x52) 0000 0000 Coefficient C41(15:8) of DAC miniDSP (DAC buffer A) 83 (0x53) 0000 0000 Coefficient C41(7:0) of DAC miniDSP (DAC buffer A) 84 (0x54) 0000 0000 Coefficient C42(15:8) of DAC miniDSP (DAC buffer A) 85 (0x55) 0000 0000 Coefficient C42(7:0) of DAC miniDSP (DAC buffer A) 86 (0x56) 0111 1111 Coefficient C43(15:8) of DAC miniDSP (DAC buffer A) 87 (0x57) 1111 1111 Coefficient C43(7:0) of DAC miniDSP (DAC buffer A) 88 (0x58) 0000 0000 Coefficient C44(15:8) of DAC miniDSP (DAC buffer A) 89 (0x59) 0000 0000 Coefficient C44(7:0) of DAC miniDSP (DAC buffer A) 90 (0x5A) 0000 0000 Coefficient C45(15:8) of DAC miniDSP (DAC buffer A) 91 (0x5B) 0000 0000 Coefficient C45(7:0) of DAC miniDSP (DAC buffer A) 92 (0x5C) 0000 0000 Coefficient C461(15:8) of DAC miniDSP (DAC buffer A) 93 (0x5D) 0000 0000 Coefficient C46(7:0) of DAC miniDSP (DAC buffer A) 94 (0x5E) 0000 0000 Coefficient C47(15:8) of DAC miniDSP (DAC buffer A) 95 (0x5F) 0000 0000 Coefficient C47(7:0) of DAC miniDSP (DAC buffer A) 96 (0x60) 0111 1111 Coefficient C48(15:8) of DAC miniDSP (DAC buffer A) 97 (0x61) 1111 1111 Coefficient C48(7:0) of DAC miniDSP (DAC buffer A) 98 (0x62) 0000 0000 Coefficient C49(15:8) of DAC miniDSP (DAC buffer A) 99 (0x63) 0000 0000 Coefficient C49(7:0) of DAC miniDSP (DAC buffer A) 100 (0x64) 0000 0000 Coefficient C50(15:8) of DAC miniDSP (DAC buffer A) 101 (0x65) 0000 0000 Coefficient C50(7:0) of DAC miniDSP (DAC buffer A) 102 (0x66) 0000 0000 Coefficient C51(15:8) of DAC miniDSP (DAC buffer A) 103 (0x67) 0000 0000 CoefficientC51(7:0) of DAC miniDSP (DAC buffer A) 104 (0x68) 0000 0000 Coefficient C52(15:8) of DAC miniDSP (DAC buffer A) 105 (0x69) 0000 0000 Coefficient C52(7:0) of DAC miniDSP (DAC buffer A) 106 (0x6A) 0111 1111 Coefficient C53(15:8) of DAC miniDSP (DAC buffer A) 107 (0x6B) 1111 1111 Coefficient C53(7:0) of DAC miniDSP (DAC buffer A) 108 (0x6C) 0000 0000 Coefficient C54(15:8) of DAC miniDSP (DAC buffer A) 109 (0x6D) 0000 0000 Coefficient C54(7:0) of DAC miniDSP (DAC buffer A) 110 (0x6E) 0000 0000 Coefficient C55(15:8) of DAC miniDSP (DAC buffer A) 111 (0x6F) 0000 0000 Coefficient C55(7:0) of DAC miniDSP (DAC buffer A) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 121 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-166. Page-8 Registers (continued) REGISTER NUMBER RESET VALUE 112 (0x70) 0000 0000 Coefficient C56(15:8) of DAC miniDSP (DAC buffer A) 113 (0x71) 0000 0000 Coefficient C56(7:0) of DAC miniDSP (DAC buffer A) 114 (0x72) 0000 0000 Coefficient C57(15:8) of DAC miniDSP (DAC buffer A) 115 (0x73) 0000 0000 Coefficient C57(7:0) of DAC miniDSP (DAC buffer A) 116 (0x74) 0111 1111 Coefficient C58(15:8) of DAC miniDSP (DAC buffer A) 117 (0x75) 1111 1111 Coefficient C58(7:0) of DAC miniDSP (DAC buffer A) 118 (0x76) 0000 0000 Coefficient C59(15:8) of DAC miniDSP (DAC buffer A) 119 (0x77) 0000 0000 Coefficient C59(7:0) of DAC miniDSP (DAC buffer A) 120 (0x78) 0000 0000 Coefficient C60(15:8) of DAC miniDSP (DAC buffer A) 121 (0x79) 0000 0000 Coefficient C60(7:0) of DAC miniDSP (DAC buffer A) 122 (0x7A) 0000 0000 Coefficient C61(15:8) of DAC miniDSP (DAC buffer A) 123 (0x7B) 0000 0000 Coefficient C61(7:0) of DAC miniDSP (DAC buffer A) 124 (0x7C) 0000 0000 Coefficient C62(15:8) of DAC miniDSP (DAC buffer A) 125 (0x7D) 0000 0000 Coefficient C62(7:0) of DAC miniDSP (DAC buffer A) 126 (0x7E) 0000 0000 Coefficient C63(15:8) of DAC miniDSP (DAC buffer A) 127 (0x7F) 0000 0000 Coefficient C63(7:0) of DAC miniDSP (DAC buffer A) 7.4.2.7 REGISTER NAME Control Registers, Page 9: DAC Programmable Coefficients RAM Buffer A (65:127) Default values shown for this page only become valid 100 μs following a hardware or software reset. Table 7-167. Page 9 / Register 0 (0x00): Page Control Register BIT READ/ WRITE RESET VALUE D7–D0 R/W 0000 0000 DESCRIPTION 0000 0000: 0000 0001: ... 1111 1110: 1111 1111: Page 0 selected Page 1 selected Page 254 selected Page 255 selected The remaining page-9 registers are either reserved registers or are used for setting coefficients for the various filters in the TLV320AIC3120. Reserved registers must not be written to. The filter-coefficient registers are arranged in pairs, with two adjacent 8-bit registers containing the 16-bit coefficient for a single filter. The 16-bit integer contained in the MSB and LSB registers for a coefficient are interpreted as a 2s-complement integer, with possible values ranging from –32 768 to 32 767. When programming any coefficient value for a filter, the MSB register must always be written first, immediately followed by the LSB register. Even if only the MSB or LSB portion of the coefficient changes, both registers must be written in this sequence. is a list of the page-9 registers, excepting the previously described register 0. Table 7-168. Page-9 Registers 122 REGISTER NUMBER RESET VALUE 1 (0x01) XXXX XXXX 2 (0x02) 0111 1111 Coefficient N0(15:8) for left DAC-programmable first-order IIR or coefficient C65(15:8) of DAC miniDSP (DAC buffer A) 3 (0x03) 1111 1111 Coefficient N0(7:0) for left DAC-programmable first-order IIR or coefficient C65(7:0) of DAC miniDSP (DAC buffer A) 4 (0x04) 0000 0000 Coefficient N1(15:8) for left DAC-programmable first-order IIR or coefficient C66(15:8) of DAC miniDSP (DAC buffer A) REGISTER NAME Reserved. Do not write to this register. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-168. Page-9 Registers (continued) REGISTER NUMBER RESET VALUE 5 (0x05) 0000 0000 Coefficient N1(7:0) for left DAC-programmable first-order IIR or coefficient C66(7:0) of DAC miniDSP (DAC buffer A) 6 (0x06) 0000 0000 Coefficient D1(15:8) for left DAC-programmable first-order IIR or coefficient C67(15:8) of DAC miniDSP (DAC buffer A) 7 (0x07) 0000 0000 Coefficient D1(7:0) for left DAC-programmable first-order IIR or coefficient C67(7:0) of DAC miniDSP (DAC buffer A) 8 (0x08) 0111 1111 Coefficient N0(15:8) for right DAC-programmable first-order IIR or coefficient C68(15:8) of DAC miniDSP (DAC buffer A) 9 (0x09) 1111 1111 Coefficient N0(7:0) for right DAC-programmable first-order IIR or coefficient C68(7:0) of DAC miniDSP (DAC buffer A) 10 (0x0A) 0000 0000 Coefficient N1(15:8) for right DAC-programmable first-order IIR or coefficient C69(15:8) of DAC miniDSP (DAC buffer A) 11 (0x0B) 0000 0000 Coefficient N1(7:0) for right DAC-programmable first-order IIR or coefficient C69(7:0) of DAC miniDSP (DAC buffer A) 12 (0x0C) 0000 0000 Coefficient D1(15:8) for right DAC-programmable first-order IIR or coefficient C70(15:8) of DAC miniDSP (DAC buffer A) 13 (0x0D) 0000 0000 Coefficient D1(7:0) for right DAC-programmable first-order IIR or coefficient C70(7:0) of DAC miniDSP (DAC buffer A) 14 (0x0E) 0111 1111 Coefficient N0(15:8) for DRC first-order high-pass filter or coefficient C71(15:8) of DAC miniDSP (DAC buffer A) 15 (0x0F) 1111 0111 Coefficient N0(7:0) for DRC first-order high-pass filter or coefficient C71(7:0) of DAC miniDSP (DAC buffer A) 16 (0x10) 1000 0000 Coefficient N1(15:8) for DRC first-order high-pass filter or coefficient C72(15:8) of DAC miniDSP (DAC buffer A) 17 (0x11) 0000 1001 Coefficient N1(7:0) for DRC first-order high-pass filter or coefficient C72(7:0) of DAC miniDSP (DAC buffer A) 18 (0x12) 0111 1111 Coefficient D1(15:8) for DRC first-order high-pass filter or coefficient C73(15:8) of DAC miniDSP (DAC buffer A) 19 (0x13) 1110 1111 Coefficient D1(7:0) for DRC first-order high-pass filter or coefficient C73(7:0) of DAC miniDSP (DAC buffer A) 20 (0x14) 0000 0000 Coefficient N0(15:8) for DRC first-order low-pass filter or coefficient C74(15:8) of DAC miniDSP (DAC buffer A) 21 (0x15) 0001 0001 Coefficient N0(7:0) for DRC first-order low-pass filter or coefficient C74(7:0) of DAC miniDSP (DAC buffer A) 22 (0x16) 0000 0000 Coefficient N1(15:8) for DRC first-order low-pass filter or coefficient C75(15:8) of DAC miniDSP (DAC buffer A) 23 (0x17) 0001 0001 Coefficient N1(7:0) for DRC first-order low-pass filter or coefficient C75(7:0) of DAC miniDSP (DAC buffer A) 24 (0x18) 0111 1111 Coefficient D1(15:8) for DRC first-order low-pass filter or coefficient C76(15:8) of DAC miniDSP (DAC buffer A) 25 (0x19) 1101 1110 Coefficient D1(7:0) for DRC first-order low-pass filter or coefficient C76(7:0) of DAC miniDSP (DAC buffer A) 26 (0x1A) 0000 0000 Coefficient C77(15:8) of DAC miniDSP (DAC buffer A) REGISTER NAME 27 (0x1B) 0000 0000 Coefficient C77(7:0) of DAC miniDSP (DAC buffer A) 28 (0x1C) 0000 0000 Coefficient C78(15:8) of DAC miniDSP (DAC buffer A) 29 (0x1D) 0000 0000 Coefficient C78(7:0) of DAC miniDSP (DAC buffer A) 30 (0x1E) 0000 0000 Coefficient C79(15:8) of DAC miniDSP (DAC buffer A) 31 (0x1F) 0000 0000 Coefficient C79(7:0) of DAC miniDSP (DAC buffer A) 32 (0x20) 0000 0000 Coefficient C80(15:8) of DAC miniDSP (DAC buffer A) 33 (0x21) 0000 0000 Coefficient C80(7:0) of DAC miniDSP (DAC buffer A) 34 (0x22) 0000 0000 Coefficient C81(15:8) of DAC miniDSP (DAC buffer A) 35 (0x23) 0000 0000 Coefficient C81(7:0) of DAC miniDSP (DAC buffer A) 36 (0x24) 0000 0000 Coefficient C82(15:8) of DAC miniDSP (DAC buffer A) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 123 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-168. Page-9 Registers (continued) 124 REGISTER NUMBER RESET VALUE 37 (0x25) 0000 0000 Coefficient C82(7:0) of DAC miniDSP (DAC buffer A) 38 (0x26) 0000 0000 Coefficient C83(15:8) of DAC miniDSP (DAC buffer A) 39 (0x27) 0000 0000 Coefficient C83(7:0) of DAC miniDSP (DAC buffer A) 40 (0x28) 0000 0000 Coefficient C84(15:8) of DAC miniDSP (DAC buffer A) 41 (0x29) 0000 0000 Coefficient C84(7:0) of DAC miniDSP (DAC buffer A) 42 (0x2A) 0000 0000 Coefficient C85(15:8) of DAC miniDSP (DAC buffer A) 43 (0x2B) 0000 0000 Coefficient C85(7:0) of DAC miniDSP (DAC buffer A) 44 (0x2C) 0000 0000 Coefficient C86(15:8) of DAC miniDSP (DAC buffer A) 45 (0x2D) 0000 0000 Coefficient C86(7:0) of DAC miniDSP (DAC buffer A) 46 (0x2E) 0000 0000 Coefficient C87(15:8) of DAC miniDSP (DAC buffer A) 47 (0x2F) 0000 0000 Coefficient C87(7:0) of DAC miniDSP (DAC buffer A) 48 (0x30) 0000 0000 Coefficient C88(15:8) of DAC miniDSP (DAC buffer A) 49 (0x31) 0000 0000 Coefficient C88(7:0) of DAC miniDSP (DAC buffer A) 50 (0x32) 0000 0000 Coefficient C89(15:8) of DAC miniDSP (DAC buffer A) 51 (0x33) 0000 0000 Coefficient C89(7:0) of DAC miniDSP (DAC buffer A) 52 (0x34) 0000 0000 Coefficient C90(15:8) of DAC miniDSP (DAC buffer A) 53 (0x35) 0000 0000 Coefficient C90(7:0) of DAC miniDSP (DAC buffer A) 54 (0x36) 0000 0000 Coefficient C91(15:8) of DAC miniDSP (DAC buffer A) 55 (0x37) 0000 0000 Coefficient C91(7:0) of DAC miniDSP (DAC buffer A) 56 (0x38) 0000 0000 Coefficient C92(15:8) of DAC miniDSP (DAC buffer A) REGISTER NAME 57 (0x39) 0000 0000 Coefficient C92(7:0) of DAC miniDSP (DAC buffer A) 58 (0x3A) 0000 0000 Coefficient C93(15:8) of DAC miniDSP (DAC buffer A) 59 (0x3B) 0000 0000 Coefficient C93(7:0) of DAC miniDSP (DAC buffer A) 60 (0x3C) 0000 0000 Coefficient C94(15:8) of DAC miniDSP (DAC buffer A) 61 (0x3D) 0000 0000 Coefficient C94(7:0) of DAC miniDSP (DAC buffer A) 62 (0x3E) 0000 0000 Coefficient C95(15:8) of DAC miniDSP (DAC buffer A) 63 (0x3F) 0000 0000 Coefficient C95(7:0) of DAC miniDSP (DAC buffer A) 64 (0x40) 0000 0000 Coefficient C96(15:8) of DAC miniDSP (DAC buffer A) 65 (0x41) 0000 0000 Coefficient C96(7:0) of DAC miniDSP (DAC buffer A) 66 (0x42) 0000 0000 Coefficient C97(15:8) of DAC miniDSP (DAC buffer A) 67 (0x43) 0000 0000 Coefficient C97(7:0) of DAC miniDSP (DAC buffer A) 68 (0x44) 0000 0000 Coefficient C98(15:8) of DAC miniDSP (DAC buffer A) 69 (0x45) 0000 0000 Coefficient C98(7:0) of DAC miniDSP (DAC buffer A) 70 (0x46) 0000 0000 Coefficient C99(15:8) of DAC miniDSP (DAC buffer A) 71 (0x47) 0000 0000 Coefficient C99(7:0) of DAC miniDSP (DAC buffer A) 72 (0x48) 0000 0000 Coefficient C100(15:8) of DAC miniDSP (DAC buffer A) 73 (0x49) 0000 0000 Coefficient C100(7:0) of DAC miniDSP (DAC buffer A) 74 (0x4A) 0000 0000 Coefficient C101(15:8) of DAC miniDSP (DAC buffer A) 75 (0x4B) 0000 0000 Coefficient C101(7:0) of DAC miniDSP (DAC buffer A) 76 (0x4C) 0000 0000 Coefficient C102(15:8) of DAC miniDSP (DAC buffer A) 77 (0x4D) 0000 0000 Coefficient C102(7:0) of DAC miniDSP (DAC buffer A) 78 (0x4E) 0000 0000 Coefficient C103(15:8) of DAC miniDSP (DAC buffer A) 79 (0x4F) 0000 0000 Coefficient C103(7:0) of DAC miniDSP (DAC buffer A) 80 (0x50) 0000 0000 Coefficient C104(15:8) of DAC miniDSP (DAC buffer A) 81 (0x51) 0000 0000 Coefficient C104(7:0) of DAC miniDSP (DAC buffer A) 82 (0x52) 0000 0000 Coefficient C105(15:8) of DAC miniDSP (DAC buffer A) 83 (0x53) 0000 0000 Coefficient C105(7:0) of DAC miniDSP (DAC buffer A) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-168. Page-9 Registers (continued) REGISTER NUMBER RESET VALUE 84 (0x54) 0000 0000 Coefficient C106(15:8) of DAC miniDSP (DAC buffer A) 85 (0x55) 0000 0000 Coefficient C106(7:0) of DAC miniDSP (DAC buffer A) 86 (0x56) 0000 0000 Coefficient C107(15:8) of DAC miniDSP (DAC buffer A) 87 (0x57) 0000 0000 Coefficient C107(15:8) of DAC miniDSP (DAC buffer A) 88 (0x58) 0000 0000 Coefficient C108(7:0) of DAC miniDSP (DAC buffer A) 89 (0x59) 0000 0000 Coefficient C108(7:0) of DAC miniDSP (DAC buffer A) 90 (0x5A) 0000 0000 Coefficient C109(15:8) of DAC miniDSP (DAC buffer A) REGISTER NAME 91 (0x5B) 0000 0000 Coefficient C109(7:0) of DAC miniDSP (DAC buffer A) 92 (0x5C) 0000 0000 Coefficient C110(15:8) of DAC miniDSP (DAC buffer A) 93 (0x5D) 0000 0000 Coefficient C110(7:0) of DAC miniDSP (DAC buffer A) 94 (0x5E) 0000 0000 Coefficient C111(15:8) of DAC miniDSP (DAC buffer A) 95 (0x5F) 0000 0000 Coefficient C111(7:0) of DAC miniDSP (DAC buffer A) 96 (0x60) 0000 0000 Coefficient C112(15:8) of DAC miniDSP (DAC buffer A) 97 (0x61) 0000 0000 Coefficient C112(7:0) of DAC miniDSP (DAC buffer A) 98 (0x62) 0000 0000 Coefficient C113(15:8) of DAC miniDSP (DAC buffer A) 99 (0x63) 0000 0000 Coefficient C113(7:0) of DAC miniDSP (DAC buffer A) 100 (0x64) 0000 0000 Coefficient C114(15:8) of DAC miniDSP (DAC buffer A) 101 (0x65) 0000 0000 Coefficient C114(7:0) of DAC miniDSP (DAC buffer A) 102 (0x66) 0000 0000 Coefficient C11515:8) of DAC miniDSP (DAC buffer A) 103 (0x67) 0000 0000 Coefficient C115(7:0) of DAC miniDSP (DAC buffer A) 104 (0x68) 0000 0000 Coefficient C116(15:8) of DAC miniDSP (DAC buffer A) 105 (0x69) 0000 0000 Coefficient C116(7:0) of DAC miniDSP (DAC buffer A) 106 (0x6A) 0000 0000 Coefficient C117(15:8) of DAC miniDSP (DAC buffer A) 107 (0x6B) 0000 0000 Coefficient C117(7:0) of DAC miniDSP (DAC buffer A) 108 (0x6C) 0000 0000 Coefficient C118(15:8) of DAC miniDSP (DAC buffer A) 109 (0x6D) 0000 0000 Coefficient C118(7:0) of DAC miniDSP (DAC buffer A) 110 (0x6E) 0000 0000 Coefficient C119(15:8) of DAC miniDSP (DAC buffer A) 111 (0x6F) 0000 0000 Coefficient C119(7:0) of DAC miniDSP (DAC buffer A) 112 (0x70) 0000 0000 Coefficient C120(15:8) of DAC miniDSP (DAC buffer A) 113 (0x71) 0000 0000 Coefficient C120(7:0) of DAC miniDSP (DAC buffer A) 114 (0x72) 0000 0000 Coefficient C121(15:8) of DAC miniDSP (DAC buffer A) 115 (0x73) 0000 0000 Coefficient C121(7:0) of DAC miniDSP (DAC buffer A) 116 (0x74) 0000 0000 Coefficient C122(15:8) of DAC miniDSP (DAC buffer A) 117 (0x75) 0000 0000 Coefficient C122(7:0) of DAC miniDSP (DAC buffer A) 118 (0x76) 0000 0000 Coefficient C123(15:8) of DAC miniDSP (DAC buffer A) 119 (0x77) 0000 0000 Coefficient C123(7:0) of DAC miniDSP (DAC buffer A) 120 (0x78) 0000 0000 Coefficient C124(15:8) of DAC miniDSP (DAC buffer A) 121 (0x79) 0000 0000 Coefficient C124(7:0) of DAC miniDSP (DAC buffer A) 122 (0x7A) 0000 0000 Coefficient C125(15:8) of DAC miniDSP (DAC buffer A) 123 (0x7B) 0000 0000 Coefficient C125(7:0) of DAC miniDSP (DAC buffer A) 124 (0x7C) 0000 0000 Coefficient C126(15:8) of DAC miniDSP (DAC buffer A) 125 (0x7D) 0000 0000 Coefficient C126(7:0) of DAC miniDSP (DAC buffer A) 126 (0x7E) 0000 0000 Coefficient C127(15:8) of DAC miniDSP (DAC buffer A) 127 (0x7F) 0000 0000 Coefficient C127(7:0) of DAC miniDSP (DAC buffer A) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 125 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 7.4.2.8 www.ti.com Control Registers, Page 10: DAC Programmable Coefficients RAM Buffer A (129:191) Default values shown for this page only become valid 100 μs following a hardware or software reset. Table 7-169. Page 10 / Register 0 (0x00): Page Control Register BIT D7–D0 READ/ WRITE R/W RESET VALUE 0000 0000 DESCRIPTION 0000 0000: 0000 0001: ... 1111 1110: 1111 1111: Page 0 selected Page 1 selected Page 254 selected Page 255 selected The remaining page-10 registers are either reserved registers or are used for setting coefficients for the various filters in the TLV320AIC3120. Reserved registers should not be written to. The filter coefficient registers are arranged in pairs, with two adjacent 8-bit registers containing the 16-bit coefficient for a single filter. The 16-bit integer contained in the MSB and LSB registers for a coefficient are interpreted as a 2s-complement integer, with possible values ranging from –32 768 to 32 767. When programming any coefficient value for a filter, the MSB register should always be written first, immediately followed by the LSB register. Even if only the MSB or LSB portion of the coefficient changes, both registers should be written in this sequence. Table 7-170 is a list of the page-10 registers, excepting the previously described register 0. Table 7-170. Page-10 Registers 126 REGISTER NUMBER RESET VALUE 1 (0x01) XXXX XXXX 2 (0x02) 0000 0000 Coefficient C129(15:8) of DAC miniDSP (DAC buffer A) 3 (0x03) 0000 0000 Coefficient C129(7:0) of DAC miniDSP (DAC buffer A) 4 (0x04) 0000 0000 Coefficient C130(15:8) of DAC miniDSP (DAC buffer A) 5 (0x05) 0000 0000 Coefficient C130(7:0) of DAC miniDSP (DAC buffer A) 6 (0x06) 0000 0000 Coefficient C131(15:8) of DAC miniDSP (DAC buffer A) 7 (0x07) 0000 0000 Coefficient C131(7:0) of DAC miniDSP (DAC buffer A) 8 (0x08) 0000 0000 Coefficient C132(15:8) of DAC miniDSP (DAC buffer A) 9 (0x09) 0000 0000 Coefficient C132(7:0) of DAC miniDSP (DAC buffer A) 10 (0x0A) 0000 0000 Coefficient C133(15:8) of DAC miniDSP (DAC buffer A) 11 (0x0B) 0000 0000 Coefficient C133(7:0) of DAC miniDSP (DAC buffer A) 12 (0x0C) 0000 0000 Coefficient C134(15:8) of DAC miniDSP (DAC buffer A) 13 (0x0D) 0000 0000 Coefficient C134(7:0) of DAC miniDSP (DAC buffer A) 14 (0x0E) 0000 0000 Coefficient C135(15:8) of DAC miniDSP (DAC buffer A) 15 (0x0F) 0000 0000 Coefficient C135(7:0) of DAC miniDSP (DAC buffer A) 16 (0x10) 0000 0000 Coefficient C136(15:8) of DAC miniDSP (DAC buffer A) 17 (0x11) 0000 0000 Coefficient C136(7:0) of DAC miniDSP (DAC buffer A) 18 (0x12) 0000 0000 Coefficient C137(15:8) of DAC miniDSP (DAC buffer A) 19 (0x13) 0000 0000 Coefficient C137(7:0) of DAC miniDSP (DAC buffer A) 20 (0x14) 0000 0000 Coefficient C138(15:8) of DAC miniDSP (DAC buffer A) 21 (0x15) 0000 0000 Coefficient C138(7:0) of DAC miniDSP (DAC buffer A) 22 (0x16) 0000 0000 Coefficient C139(15:8) of DAC miniDSP (DAC buffer A) 23 (0x17) 0000 0000 Coefficient C139(7:0) of DAC miniDSP (DAC buffer A) 24 (0x18) 0000 0000 Coefficient C140(15:8) of DAC miniDSP (DAC buffer A) 25 (0x19) 0000 0000 Coefficient C140(7:0) of DAC miniDSP (DAC buffer A) 26 (0x1A) 0000 0000 Coefficient C141(15:8) of DAC miniDSP (DAC buffer A) REGISTER NAME Reserved. Do not write to this register. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-170. Page-10 Registers (continued) REGISTER NUMBER RESET VALUE REGISTER NAME 27 (0x1B) 0000 0000 Coefficient C141(7:0) of DAC miniDSP (DAC buffer A) 28 (0x1C) 0000 0000 Coefficient C142(15:8) of DAC miniDSP (DAC buffer A) 29 (0x1D) 0000 0000 Coefficient C142(7:0) of DAC miniDSP (DAC buffer A) 30 (0x1E) 0000 0000 Coefficient C143(15:8) of DAC miniDSP (DAC buffer A) 31 (0x1F) 0000 0000 Coefficient C143(7:0) of DAC miniDSP (DAC buffer A) 32 (0x20) 0000 0000 Coefficient C144(15:8) of DAC miniDSP (DAC buffer A) 33 (0x21) 0000 0000 Coefficient C144(7:0) of DAC miniDSP (DAC buffer A) 34 (0x22) 0000 0000 Coefficient C145(15:8) of DAC miniDSP (DAC buffer A) 35 (0x23) 0000 0000 Coefficient C145(7:0) of DAC miniDSP (DAC buffer A) 36 (0x24) 0000 0000 Coefficient C146(15:8) of DAC miniDSP (DAC buffer A) 37 (0x25) 0000 0000 Coefficient C146(7:0) of DAC miniDSP (DAC buffer A) 38 (0x26) 0000 0000 Coefficient C147(15:8) of DAC miniDSP (DAC buffer A) 39 (0x27) 0000 0000 Coefficient C147(7:0) of DAC miniDSP (DAC buffer A) 40 (0x28) 0000 0000 Coefficient C148(15:8) of DAC miniDSP (DAC buffer A) 41 (0x29) 0000 0000 Coefficient C148(7:0) of DAC miniDSP (DAC buffer A) 42 (0x2A) 0000 0000 Coefficient C149(15:8) of DAC miniDSP (DAC buffer A) 43 (0x2B) 0000 0000 Coefficient C149(7:0) of DAC miniDSP (DAC buffer A) 44 (0x2C) 0000 0000 Coefficient C150(15:8) of DAC miniDSP (DAC buffer A) 45 (0x2D) 0000 0000 Coefficient C150(7:0) of DAC miniDSP (DAC buffer A) 46 (0x2E) 0000 0000 Coefficient C151(15:8) of DAC miniDSP (DAC buffer A) 47 (0x2F) 0000 0000 Coefficient C151(7:0) of DAC miniDSP (DAC buffer A) 48 (0x30) 0000 0000 Coefficient C152(15:8) of DAC miniDSP (DAC buffer A) 49 (0x31) 0000 0000 Coefficient C152(7:0) of DAC miniDSP (DAC buffer A) 50 (0x32) 0000 0000 Coefficient C153(15:8) of DAC miniDSP (DAC buffer A) 51 (0x33) 0000 0000 Coefficient C153(7:0) of DAC miniDSP (DAC buffer A) 52 (0x34) 0000 0000 Coefficient C154(15:8) of DAC miniDSP (DAC buffer A) 53 (0x35) 0000 0000 Coefficient C154(7:0) of DAC miniDSP (DAC buffer A) 54 (0x36) 0000 0000 Coefficient C155(15:8) of DAC miniDSP (DAC buffer A) 55 (0x37) 0000 0000 Coefficient C155(7:0) of DAC miniDSP (DAC buffer A) 56 (0x38) 0000 0000 Coefficient C156(15:8) of DAC miniDSP (DAC buffer A) 57 (0x39) 0000 0000 Coefficient C156(7:0) of DAC miniDSP (DAC buffer A) 58 (0x3A) 0000 0000 Coefficient C157(15:8) of DAC miniDSP (DAC buffer A) 59 (0x3B) 0000 0000 Coefficient C157(7:0) of DAC miniDSP (DAC buffer A) 60 (0x3C) 0000 0000 Coefficient C158(15:8) of DAC miniDSP (DAC buffer A) 61 (0x3D) 0000 0000 Coefficient C158(7:0) of DAC miniDSP (DAC buffer A) 62 (0x3E) 0000 0000 Coefficient C159(15:8) of DAC miniDSP (DAC buffer A) 63 (0x3F) 0000 0000 Coefficient C159(7:0) of DAC miniDSP (DAC buffer A) 64 (0x40) 0000 0000 Coefficient C160(15:8) of DAC miniDSP (DAC buffer A) 65 (0x41) 0000 0000 Coefficient C160(7:0) of DAC miniDSP (DAC buffer A) 66 (0x42) 0000 0000 Coefficient C161(15:8) of DAC miniDSP (DAC buffer A) 67 (0x43) 0000 0000 Coefficient C161(7:0) of DAC miniDSP (DAC buffer A) 68 (0x44) 0000 0000 Coefficient C162(15:8) of DAC miniDSP (DAC buffer A) 69 (0x45) 0000 0000 Coefficient C162(7:0) of DAC miniDSP (DAC buffer A) 70 (0x46) 0000 0000 Coefficient C163(15:8) of DAC miniDSP (DAC buffer A) 71 (0x47) 0000 0000 Coefficient C163(7:0) of DAC miniDSP (DAC buffer A) 72 (0x48) 0000 0000 Coefficient C164(15:8) of DAC miniDSP (DAC buffer A) 73 (0x49) 0000 0000 Coefficient C164(7:0) of DAC miniDSP (DAC buffer A) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 127 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-170. Page-10 Registers (continued) 128 REGISTER NUMBER RESET VALUE 74 (0x4A) 0000 0000 Coefficient C165(15:8) of DAC miniDSP (DAC buffer A) 75 (0x4B) 0000 0000 Coefficient C165(7:0) of DAC miniDSP (DAC buffer A) 76 (0x4C) 0000 0000 Coefficient C166(15:8) of DAC miniDSP (DAC buffer A) 77 (0x4D) 0000 0000 Coefficient C166(7:0) of DAC miniDSP (DAC buffer A) 78 (0x4E) 0000 0000 Coefficient C167(15:8) of DAC miniDSP (DAC buffer A) 79 (0x4F) 0000 0000 Coefficient C167(7:0) of DAC miniDSP (DAC buffer A) 80 (0x50) 0000 0000 Coefficient C168(15:8) of DAC miniDSP (DAC buffer A) 81 (0x51) 0000 0000 Coefficient C168(7:0) of DAC miniDSP (DAC buffer A) 82 (0x52) 0000 0000 Coefficient C169(15:8) of DAC miniDSP (DAC buffer A) 83 (0x53) 0000 0000 Coefficient C169(7:0) of DAC miniDSP (DAC buffer A) 84 (0x54) 0000 0000 Coefficient C170(15:8) of DAC miniDSP (DAC buffer A) 85 (0x55) 0000 0000 Coefficient C170(7:0) of DAC miniDSP (DAC buffer A) 86 (0x56) 0000 0000 Coefficient C171(15:8) of DAC miniDSP (DAC buffer A) 87 (0x57) 0000 0000 Coefficient C171(7:0) of DAC miniDSP (DAC buffer A) 88 (0x58) 0000 0000 Coefficient C172(15:8) of DAC miniDSP (DAC buffer A) 89 (0x59) 0000 0000 Coefficient C172(7:0) of DAC miniDSP (DAC buffer A) 90 (0x5A) 0000 0000 Coefficient C173(15:8) of DAC miniDSP (DAC buffer A) REGISTER NAME 91 (0x5B) 0000 0000 Coefficient C173(7:0) of DAC miniDSP (DAC buffer A) 92 (0x5C) 0000 0000 Coefficient C174(15:8) of DAC miniDSP (DAC buffer A) 93 (0x5D) 0000 0000 Coefficient C174(7:0) of DAC miniDSP (DAC buffer A) 94 (0x5E) 0000 0000 Coefficient C175(15:8) of DAC miniDSP (DAC buffer A) 95 (0x5F) 0000 0000 Coefficient C175(7:0) of DAC miniDSP (DAC buffer A) 96 (0x60) 0000 0000 Coefficient C176(15:8) of DAC miniDSP (DAC buffer A) 97 (0x61) 0000 0000 Coefficient C176(7:0) of DAC miniDSP (DAC buffer A) 98 (0x62) 0000 0000 Coefficient C177(15:8) of DAC miniDSP (DAC buffer A) 99 (0x63) 0000 0000 Coefficient C177(7:0) of DAC miniDSP (DAC buffer A) 100 (0x64) 0000 0000 Coefficient C178(15:8) of DAC miniDSP (DAC buffer A) 101 (0x65) 0000 0000 Coefficient C178(7:0) of DAC miniDSP (DAC buffer A) 102 (0x66) 0000 0000 Coefficient C179(15:8) of DAC miniDSP (DAC buffer A) 103 (0x67) 0000 0000 Coefficient C179(7:0) of DAC miniDSP (DAC buffer A) 104 (0x68) 0000 0000 Coefficient C180(15:8) of DAC miniDSP (DAC buffer A) 105 (0x69) 0000 0000 Coefficient C180(7:0) of DAC miniDSP (DAC buffer A) 106 (0x6A) 0000 0000 Coefficient C181(15:8) of DAC miniDSP (DAC buffer A) 107 (0x6B) 0000 0000 Coefficient C181(7:0) of DAC miniDSP (DAC buffer A) 108 (0x6C) 0000 0000 Coefficient C182(15:8) of DAC miniDSP (DAC buffer A) 109 (0x6D) 0000 0000 Coefficient C182(7:0) of DAC miniDSP (DAC buffer A) 110 (0x6E) 0000 0000 Coefficient C183(15:8) of DAC miniDSP (DAC buffer A) 111 (0x6F) 0000 0000 Coefficient C183(7:0) of DAC miniDSP (DAC buffer A) 112 (0x70) 0000 0000 Coefficient C184(15:8) of DAC miniDSP (DAC buffer A) 113 (0x71) 0000 0000 Coefficient C184(7:0) of DAC miniDSP (DAC buffer A) 114 (0x72) 0000 0000 Coefficient C185(15:8) of DAC miniDSP (DAC buffer A) 115 (0x73) 0000 0000 Coefficient C185(7:0) of DAC miniDSP (DAC buffer A) 116 (0x74) 0000 0000 Coefficient C186(15:8) of DAC miniDSP (DAC buffer A) 117 (0x75) 0000 0000 Coefficient C186(7:0) of DAC miniDSP (DAC buffer A) 118 (0x76) 0000 0000 Coefficient C187(15:8) of DAC miniDSP (DAC buffer A) 119 (0x77) 0000 0000 Coefficient C187(7:0) of DAC miniDSP (DAC buffer A) 120 (0x78) 0000 0000 Coefficient C188(15:8) of DAC miniDSP (DAC buffer A) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-170. Page-10 Registers (continued) REGISTER NUMBER RESET VALUE REGISTER NAME 121 (0x79) 0000 0000 Coefficient C188(7:0) of DAC miniDSP (DAC buffer A) 122 (0x7A) 0000 0000 Coefficient C189(15:8) of DAC miniDSP (DAC buffer A) 123 (0x7B) 0000 0000 Coefficient C189(7:0) of DAC miniDSP (DAC buffer A) 124 (0x7C) 0000 0000 Coefficient C190(15:8) of DAC miniDSP (DAC buffer A) 125 (0x7D) 0000 0000 Coefficient C190(7:0) of DAC miniDSP (DAC buffer A) 126 (0x7E) 0000 0000 Coefficient C191(15:8) of DAC miniDSP (DAC buffer A) 127 (0x7F) 0000 0000 Coefficient C191(7:0) of DAC miniDSP (DAC buffer A) 7.4.2.9 Control Registers, Page 11: DAC Programmable Coefficients RAM Buffer A (193:255) Default values shown for this page only become valid 100 μs following a hardware or software reset. Table 7-171. Page 11 / Register 0 (0x00): Page Control Register BIT D7–D0 READ/ WRITE R/W RESET VALUE 0000 0000 DESCRIPTION 0000 0000: 0000 0001: ... 1111 1110: 1111 1111: Page 0 selected Page 1 selected Page 254 selected Page 255 selected The remaining page-11 registers are either reserved registers or are used for setting coefficients for the various filters in the TLV320AIC3120. Reserved registers should not be written to. The filter coefficient registers are arranged in pairs, with two adjacent 8-bit registers containing the 16-bit coefficient for a single filter. The 16-bit integer contained in the MSB and LSB registers for a coefficient are interpreted as a 2s-complement integer, with possible values ranging from –32 768 to 32 767. When programming any coefficient value for a filter, the MSB register should always be written first, immediately followed by the LSB register. Even if only the MSB or LSB portion of the coefficient changes, both registers should be written in this sequence. Table 7-172 is a list of the page-11 registers, excepting the previously described register 0. Table 7-172. Page-11 Registers REGISTER NUMBER RESET VALUE 1 (0x01) XXXX XXXX 2 (0x02) 0000 0000 Coefficient C193(15:8) of DAC miniDSP (DAC buffer A) 3 (0x03) 0000 0000 Coefficient C193(7:0) of DAC miniDSP (DAC buffer A) 4 (0x04) 0000 0000 Coefficient C194(15:8) of DAC miniDSP (DAC buffer A) 5 (0x05) 0000 0000 Coefficient C194(7:0) of DAC miniDSP (DAC buffer A) 6 (0x06) 0000 0000 Coefficient C195(15:8) of DAC miniDSP (DAC buffer A) 7 (0x07) 0000 0000 Coefficient C195(7:0) of DAC miniDSP (DAC buffer A) 8 (0x08) 0000 0000 Coefficient C196(15:8) of DAC miniDSP (DAC buffer A) 9 (0x09) 0000 0000 Coefficient C196(7:0) of DAC miniDSP (DAC buffer A) 10 (0x0A) 0000 0000 Coefficient C197(15:8) of DAC miniDSP (DAC buffer A) REGISTER NAME Reserved. Do not write to this register. 11 (0x0B) 0000 0000 Coefficient C197(7:0) of DAC miniDSP (DAC buffer A) 12 (0x0C) 0000 0000 Coefficient C198(15:8) of DAC miniDSP (DAC buffer A) 13 (0x0D) 0000 0000 Coefficient C198(7:0) of DAC miniDSP (DAC buffer A) 14 (0x0E) 0000 0000 Coefficient C199(15:8) of DAC miniDSP (DAC buffer A) 15 (0x0F) 0000 0000 Coefficient C199(7:0) of DAC miniDSP (DAC buffer A) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 129 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-172. Page-11 Registers (continued) 130 REGISTER NUMBER RESET VALUE 16 (0x10) 0000 0000 Coefficient C200(15:8) of DAC miniDSP (DAC buffer A) 17 (0x11) 0000 0000 Coefficient C200(7:0) of DAC miniDSP (DAC buffer A) 18 (0x12) 0000 0000 Coefficient C201(15:8) of DAC miniDSP (DAC buffer A) 19 (0x13) 0000 0000 Coefficient C201(7:0) of DAC miniDSP (DAC buffer A) 20 (0x14) 0000 0000 Coefficient C202(15:8) of DAC miniDSP (DAC buffer A) 21 (0x15) 0000 0000 Coefficient C202(7:0) of DAC miniDSP (DAC buffer A) 22 (0x16) 0000 0000 Coefficient C203(15:8) of DAC miniDSP (DAC buffer A) 23 (0x17) 0000 0000 Coefficient C203(7:0) of DAC miniDSP (DAC buffer A) 24 (0x18) 0000 0000 Coefficient C204(15:8) of DAC miniDSP (DAC buffer A) 25 (0x19) 0000 0000 Coefficient C204(7:0) of DAC miniDSP (DAC buffer A) 26 (0x1A) 0000 0000 Coefficient C205(15:8) of DAC miniDSP (DAC buffer A) 27 (0x1B) 0000 0000 Coefficient C205(7:0) of DAC miniDSP (DAC buffer A) 28 (0x1C) 0000 0000 Coefficient C206(15:8) of DAC miniDSP (DAC buffer A) 29 (0x1D) 0000 0000 Coefficient C206(7:0) of DAC miniDSP (DAC buffer A) 30 (0x1E) 0000 0000 Coefficient C207(15:8) of DAC miniDSP (DAC buffer A) 31 (0x1F) 0000 0000 Coefficient C207(7:0) of DAC miniDSP (DAC buffer A) 32 (0x20) 0000 0000 Coefficient C208(15:8) of DAC miniDSP (DAC buffer A) 33 (0x21) 0000 0000 Coefficient C208(7:0) of DAC miniDSP (DAC buffer A) 34 (0x22) 0000 0000 Coefficient C209(15:8) of DAC miniDSP (DAC buffer A) 35 (0x23) 0000 0000 Coefficient C209(7:0) of DAC miniDSP (DAC buffer A) 36 (0x24) 0000 0000 Coefficient C210(15:8) of DAC miniDSP (DAC buffer A) 37 (0x25) 0000 0000 Coefficient C210(7:0) of DAC miniDSP (DAC buffer A) 38 (0x26) 0000 0000 Coefficient C211(15:8) of DAC miniDSP (DAC buffer A) 39 (0x27) 0000 0000 Coefficient C211(7:0) of DAC miniDSP (DAC buffer A) 40 (0x28) 0000 0000 Coefficient C212(15:8) of DAC miniDSP (DAC buffer A) 41 (0x29) 0000 0000 Coefficient C212(7:0) of DAC miniDSP (DAC buffer A) 42 (0x2A) 0000 0000 Coefficient C213(15:8) of DAC miniDSP (DAC buffer A) REGISTER NAME 43 (0x2B) 0000 0000 Coefficient C213(7:0) of DAC miniDSP (DAC buffer A) 44 (0x2C) 0000 0000 Coefficient C214(15:8) of DAC miniDSP (DAC buffer A) 45 (0x2D) 0000 0000 Coefficient C214(7:0) of DAC miniDSP (DAC buffer A) 46 (0x2E) 0000 0000 Coefficient C215(15:8) of DAC miniDSP (DAC buffer A) 47 (0x2F) 0000 0000 Coefficient C215(7:0) of DAC miniDSP (DAC buffer A) 48 (0x30) 0000 0000 Coefficient C216(15:8) of DAC miniDSP (DAC buffer A) 49 (0x31) 0000 0000 Coefficient C216(7:0) of DAC miniDSP (DAC buffer A) 50 (0x32) 0000 0000 Coefficient C217(15:8) of DAC miniDSP (DAC buffer A) 51 (0x33) 0000 0000 Coefficient C217(7:0) of DAC miniDSP (DAC buffer A) 52 (0x34) 0000 0000 Coefficient C218(15:8) of DAC miniDSP (DAC buffer A) 53 (0x35) 0000 0000 Coefficient C218(7:0) of DAC miniDSP (DAC buffer A) 54 (0x36) 0000 0000 Coefficient C219(15:8) of DAC miniDSP (DAC buffer A) 55 (0x37) 0000 0000 Coefficient C219(7:0) of DAC miniDSP (DAC buffer A) 56 (0x38) 0000 0000 Coefficient C220(15:8) of DAC miniDSP (DAC buffer A) 57 (0x39) 0000 0000 Coefficient C220(7:0) of DAC miniDSP (DAC buffer A) 58 (0x3A) 0000 0000 Coefficient C221(15:8) of DAC miniDSP (DAC buffer A) 59 (0x3B) 0000 0000 Coefficient C221(7:0) of DAC miniDSP (DAC buffer A) 60 (0x3C) 0000 0000 Coefficient C222(15:8) of DAC miniDSP (DAC buffer A) 61 (0x3D) 0000 0000 Coefficient C222(7:0) of DAC miniDSP (DAC buffer A) 62 (0x3E) 0000 0000 Coefficient C223(15:8) of DAC miniDSP (DAC buffer A) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-172. Page-11 Registers (continued) REGISTER NUMBER RESET VALUE 63 (0x3F) 0000 0000 Coefficient C223(7:0) of DAC miniDSP (DAC buffer A) 64 (0x40) 0000 0000 Coefficient C224(15:8) of DAC miniDSP (DAC buffer A) 65 (0x41) 0000 0000 Coefficient C224(7:0) of DAC miniDSP (DAC buffer A) 66 (0x42) 0000 0000 Coefficient C225(15:8) of DAC miniDSP (DAC buffer A) 67 (0x43) 0000 0000 Coefficient C225(7:0) of DAC miniDSP (DAC buffer A) 68 (0x44) 0000 0000 Coefficient C226(15:8) of DAC miniDSP (DAC buffer A) 69 (0x45) 0000 0000 Coefficient C226(7:0) of DAC miniDSP (DAC buffer A) 70 (0x46) 0000 0000 Coefficient C227(15:8) of DAC miniDSP (DAC buffer A) 71 (0x47) 0000 0000 Coefficient C227(7:0) of DAC miniDSP (DAC buffer A) 72 (0x48) 0000 0000 Coefficient C228(15:8) of DAC miniDSP (DAC buffer A) REGISTER NAME 73 (0x49) 0000 0000 Coefficient C228(7:0) of DAC miniDSP (DAC buffer A) 74 (0x4A) 0000 0000 Coefficient C229(15:8) of DAC miniDSP (DAC buffer A) 75 (0x4B) 0000 0000 Coefficient C229(7:0) of DAC miniDSP (DAC buffer A) 76 (0x4C) 0000 0000 Coefficient C230(15:8) of DAC miniDSP (DAC buffer A) 77 (0x4D) 0000 0000 Coefficient C230(7:0) of DAC miniDSP (DAC buffer A) 78 (0x4E) 0000 0000 Coefficient C231(15:8) of DAC miniDSP (DAC buffer A) 79 (0x4F) 0000 0000 Coefficient C231(7:0) of DAC miniDSP (DAC buffer A) 80 (0x50) 0000 0000 Coefficient C232(15:8) of DAC miniDSP (DAC buffer A) 81 (0x51) 0000 0000 Coefficient C232(7:0) of DAC miniDSP (DAC buffer A) 82 (0x52) 0000 0000 Coefficient C233(15:8) of DAC miniDSP (DAC buffer A) 83 (0x53) 0000 0000 Coefficient C233(7:0) of DAC miniDSP (DAC buffer A) 84 (0x54) 0000 0000 Coefficient C234(15:8) of DAC miniDSP (DAC buffer A) 85 (0x55) 0000 0000 Coefficient C234(7:0) of DAC miniDSP (DAC buffer A) 86 (0x56) 0000 0000 Coefficient C235(15:8) of DAC miniDSP (DAC buffer A) 87 (0x57) 0000 0000 Coefficient C235(7:0) of DAC miniDSP (DAC buffer A) 88 (0x58) 0000 0000 Coefficient C236(15:8) of DAC miniDSP (DAC buffer A) 89 (0x59) 0000 0000 Coefficient C236(7:0) of DAC miniDSP (DAC buffer A) 90 (0x5A) 0000 0000 Coefficient C237(15:8) of DAC miniDSP (DAC buffer A) 91 (0x5B) 0000 0000 Coefficient C237(7:0) of DAC miniDSP (DAC buffer A) 92 (0x5C) 0000 0000 Coefficient C238(15:8) of DAC miniDSP (DAC buffer A) 93 (0x5D) 0000 0000 Coefficient C238(7:0) of DAC miniDSP (DAC buffer A) 94 (0x5E) 0000 0000 Coefficient C239(15:8) of DAC miniDSP (DAC buffer A) 95 (0x5F) 0000 0000 Coefficient C239(7:0) of DAC miniDSP (DAC buffer A) 96 (0x60) 0000 0000 Coefficient C240(15:8) of DAC miniDSP (DAC buffer A) 97 (0x61) 0000 0000 Coefficient C240(7:0) of DAC miniDSP (DAC buffer A) 98 (0x62) 0000 0000 Coefficient C241(15:8) of DAC miniDSP (DAC buffer A) 99 (0x63) 0000 0000 Coefficient C241(7:0) of DAC miniDSP (DAC buffer A) 100 (0x64) 0000 0000 Coefficient C242(15:8) of DAC miniDSP (DAC buffer A) 101 (0x65) 0000 0000 Coefficient C242(7:0) of DAC miniDSP (DAC buffer A) 102 (0x66) 0000 0000 Coefficient C243(15:8) of DAC miniDSP (DAC buffer A) 103 (0x67) 0000 0000 Coefficient C243(7:0) of DAC miniDSP (DAC buffer A) 104 (0x68) 0000 0000 Coefficient C244(15:8) of DAC miniDSP (DAC buffer A) 105 (0x69) 0000 0000 Coefficient C244(7:0) of DAC miniDSP (DAC buffer A) 106 (0x6A) 0000 0000 Coefficient C245(15:8) of DAC miniDSP (DAC buffer A) 107 (0x6B) 0000 0000 Coefficient C245(7:0) of DAC miniDSP (DAC buffer A) 108 (0x6C) 0000 0000 Coefficient C246(15:8) of DAC miniDSP (DAC buffer A) 109 (0x6D) 0000 0000 Coefficient C246(7:0) of DAC miniDSP (DAC buffer A) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 131 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-172. Page-11 Registers (continued) REGISTER NUMBER RESET VALUE 110 (0x6E) 0000 0000 Coefficient C247(15:8) of DAC miniDSP (DAC buffer A) 111 (0x6F) 0000 0000 Coefficient C247(7:0) of DAC miniDSP (DAC buffer A) 112 (0x70) 0000 0000 Coefficient C248(15:8) of DAC miniDSP (DAC buffer A) 113 (0x71) 0000 0000 Coefficient C248(7:0) of DAC miniDSP (DAC buffer A) 114 (0x72) 0000 0000 Coefficient C249(15:8) of DAC miniDSP (DAC buffer A) 115 (0x73) 0000 0000 Coefficient C249(7:0) of DAC miniDSP (DAC buffer A) 116 (0x74) 0000 0000 Coefficient C250(15:8) of DAC miniDSP (DAC buffer A) 117 (0x75) 0000 0000 Coefficient C250(7:0) of DAC miniDSP (DAC buffer A) 118 (0x76) 0000 0000 Coefficient C251(15:8) of DAC miniDSP (DAC buffer A) 119 (0x77) 0000 0000 Coefficient C251(7:0) of DAC miniDSP (DAC buffer A) 120 (0x78) 0000 0000 Coefficient C252(15:8) of DAC miniDSP (DAC buffer A) 121 (0x79) 0000 0000 Coefficient C252(7:0) of DAC miniDSP (DAC buffer A) 122 (0x7A) 0000 0000 Coefficient C253(15:8) of DAC miniDSP (DAC buffer A) REGISTER NAME 123 (0x7B) 0000 0000 Coefficient C253(7:0) of DAC miniDSP (DAC buffer A) 124 (0x7C) 0000 0000 Coefficient C254(15:8) of DAC miniDSP (DAC buffer A) 125 (0x7D) 0000 0000 Coefficient C254(7:0) of DAC miniDSP (DAC buffer A) 126 (0x7E) 0000 0000 Coefficient C255(15:8) of DAC miniDSP (DAC buffer A) 127 (0x7F) 0000 0000 Coefficient C255(7:0) of DAC miniDSP (DAC buffer A) 7.4.2.10 Control Registers, Page 12: DAC Programmable Coefficients RAM Buffer B (1:63) Default values shown for this page only become valid 100 μs following a hardware or software reset. Table 7-173. Page 12 / Register 0 (0x00): Page Control Register BIT D7–D0 READ/ WRITE R/W RESET VALUE 0000 0000 DESCRIPTION 0000 0000: 0000 0001: ... 1111 1110: 1111 1111: Page 0 selected Page 1 selected Page 254 selected Page 255 selected The remaining page-12 registers are either reserved registers or are used for setting coefficients for the various filters in the TLV320AIC3120. Reserved registers should not be written to. The filter coefficient registers are arranged in pairs, with two adjacent 8-bit registers containing the 16-bit coefficient for a single filter. The 16-bit integer contained in the MSB and LSB registers for a coefficient are interpreted as a 2s-complement integer, with possible values ranging from –32 768 to 32 767. When programming any coefficient value for a filter, the MSB register should always be written first, immediately followed by the LSB register. Even if only the MSB or LSB portion of the coefficient changes, both registers should be written in this sequence. is a list of the page-12 registers, excepting the previously described register 0. Table 7-174. Page-12 Registers 132 REGISTER NUMBER RESET VALUE 1 (0x01) 0000 0000 Reserved. Do not write to this register. 2 (0x02) 0111 1111 Coefficient NO(15:8) for DAC-programmable biquad A or coefficient C1(15:8) of DAC miniDSP (DAC buffer B) 3 (0x03) 1111 1111 Coefficient NO(7:0) for DAC-programmable biquad A or coefficient C1(7:0) of DAC miniDSP (DAC buffer B) REGISTER NAME Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-174. Page-12 Registers (continued) REGISTER NUMBER RESET VALUE REGISTER NAME 4 (0x04) 0000 0000 Coefficient N1(15:8) for DAC-programmable biquad A or coefficient C2(15:8) of DAC miniDSP (DAC buffer B) 5 (0x05) 0000 0000 Coefficient N1(7:0) for DAC-programmable biquad A or coefficient C2(7:0) of DAC miniDSP (DAC buffer B) 6 (0x06) 0000 0000 Coefficient N2(15:8) for DAC-programmable biquad A or coefficient C3(15:8) of DAC miniDSP (DAC buffer B) 7 (0x07) 0000 0000 Coefficient N2(7:0) for DAC-programmable biquad A or coefficient C3(7:0) of DAC miniDSP (DAC buffer B) 8 (0x08) 0000 0000 Coefficient D1(15:8) for DAC-programmable biquad A or coefficient C4(15:8) of DAC miniDSP (DAC buffer B) 9 (0x09) 0000 0000 Coefficient D1(7:0) for DAC-programmable biquad A or coefficient C4(7:0) of DAC miniDSP (DAC buffer B) 10 (0x0A) 0000 0000 Coefficient D2(15:8) for DAC-programmable biquad A or coefficient C5(15:8) of DAC miniDSP (DAC buffer B) 11 (0x0B) 0000 0000 Coefficient D2(7:0) for DAC-programmable biquad A or coefficient C5(7:0) of DAC miniDSP (DAC buffer B) 12 (0x0C) 0111 1111 Coefficient NO(15:8) for DAC-programmable biquad B or coefficient C6(15:8) of DAC miniDSP (DAC buffer B) 13 (0x0D) 1111 1111 Coefficient NO(7:0) for DAC-programmable biquad B or coefficient C6(7:0) of DAC miniDSP (DAC buffer B) 14 (0x0E) 0000 0000 Coefficient N1(15:8) for DAC-programmable biquad B or coefficient C7(15:8) of DAC miniDSP (DAC buffer B) 15 (0x0F) 0000 0000 Coefficient N1(7:0) for DAC-programmable biquad B or coefficient C7(7:0) of DAC miniDSP (DAC buffer B) 16 (0x10) 0000 0000 Coefficient N2(15:8) for DAC-programmable biquad B or coefficient C8(15:8) of DAC miniDSP (DAC buffer B) 17 (0x11) 0000 0000 Coefficient N2(7:0) for DAC-programmable biquad B or coefficient C8(7:0) of DAC miniDSP (DAC buffer B) 18 (0x12) 0000 0000 Coefficient D1(15:8) for DAC-programmable biquad B or coefficient C9(15:8) of DAC miniDSP (DAC buffer B) 19 (0x13) 0000 0000 Coefficient D1(7:0) for DAC-programmable biquad B or coefficient C9(7:0) of DAC miniDSP (DAC buffer B) 20 (0x14) 0000 0000 Coefficient D2(15:8) for DAC-programmable biquad B or coefficient C10(15:8) of DAC miniDSP (DAC buffer B) 21 (0x15) 0000 0000 Coefficient D2(7:0) for DAC-programmable biquad B or coefficient C10(7:0) of DAC miniDSP (DAC buffer B) 22 (0x16) 0111 1111 Coefficient NO(15:8) for DAC-programmable biquad C or coefficient C11(15:8) of DAC miniDSP (DAC buffer B) 23 (0x17) 1111 1111 Coefficient NO(7:0) for DAC-programmable biquad C or coefficient C11(7:0) of DAC miniDSP (DAC buffer B) 24 (0x18) 0000 0000 Coefficient N1(15:8) for DAC-programmable biquad C or coefficient C12(15:8) of DAC miniDSP (DAC buffer B) 25 (0x19) 0000 0000 Coefficient N1(7:0) for DAC-programmable biquad C or coefficient C12(7:0) of DAC miniDSP (DAC buffer B) 26 (0x1A) 0000 0000 Coefficient N2(15:8) for DAC-programmable biquad C or coefficient C13(15:8) of DAC miniDSP (DAC buffer B) 27 (0x1B) 0000 0000 Coefficient N2(7:0) for DAC-programmable biquad C or coefficient C13(7:0) of DAC miniDSP (DAC buffer B) 28 (0x1C) 0000 0000 Coefficient D1(15:8) for DAC-programmable biquad C or coefficient C14(15:8) of DAC miniDSP (DAC buffer B) 29 (0x1D) 0000 0000 Coefficient D1(7:0) for DAC-programmable biquad C or coefficient C14(7:0) of DAC miniDSP (DAC buffer B) 30 (0x1E) 0000 0000 Coefficient D2(15:8) for DAC-programmable biquad C or coefficient C15(15:8) of DAC miniDSP (DAC buffer B) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 133 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-174. Page-12 Registers (continued) 134 REGISTER NUMBER RESET VALUE 31 (0x1F) 0000 0000 Coefficient D2(7:0) for DAC-programmable biquad C or coefficient C15(7:0) of DAC miniDSP (DAC buffer B) 32 (0x20) 0111 1111 Coefficient NO(15:8) for DAC-programmable biquad D or coefficient C16(15:8) of DAC miniDSP (DAC buffer B) 33 (0x21) 1111 1111 Coefficient NO(7:0) for DAC-programmable biquad D or coefficient C16(7:0) of DAC miniDSP (DAC buffer B) 34 (0x22) 0000 0000 Coefficient N1(15:8) for DAC-programmable biquad D or coefficient C17(15:8) of DAC miniDSP (DAC buffer B) 35 (0x23) 0000 0000 Coefficient N1(7:0) for DAC-programmable biquad D or coefficient C17(7:0) of DAC miniDSP (DAC buffer B) 36 (0x24) 0000 0000 Coefficient N2(15:8) for DAC-programmable biquad D or coefficient C18(15:8) of DAC miniDSP (DAC buffer B) 37 (0x25) 0000 0000 Coefficient N2(7:0) for DAC-programmable biquad D or coefficient C18(7:0) of DAC miniDSP (DAC buffer B) 38 (0x26) 0000 0000 Coefficient D1(15:8) for DAC-programmable biquad D or coefficient C19(15:8) of DAC miniDSP (DAC buffer B) 39 (0x27) 0000 0000 Coefficient D1(7:0) for DAC-programmable biquad D or coefficient C19(7:0) of DAC miniDSP (DAC buffer B) 40 (0x28) 0000 0000 Coefficient D2(15:8) for DAC-programmable biquad D or coefficient C20(15:8) of DAC miniDSP (DAC buffer B) 41 (0x29) 0000 0000 Coefficient D2(17:0) for DAC-programmable biquad D or coefficient C20(7:0) of DAC miniDSP (DAC buffer B) 42 (0x2A) 0111 1111 Coefficient NO(15:8) for DAC-programmable biquad E or coefficient C21(15:8) of DAC miniDSP (DAC buffer B) 43 (0x2B) 1111 1111 Coefficient NO(7:0) for DAC-programmable biquad E or coefficient C21(7:0) of DAC miniDSP (DAC buffer B) 44 (0x2C) 0000 0000 Coefficient N1(15:8) for DAC-programmable biquad E or coefficient C22(15:8) of DAC miniDSP (DAC buffer B) 45 (0x2D) 0000 0000 Coefficient N1(7:0) for DAC-programmable biquad E or coefficient C22(7:0) of DAC miniDSP (DAC buffer B) 46 (0x2E) 0000 0000 Coefficient N2(15:8) for DAC-programmable biquad E or coefficient C23(15:8) of DAC miniDSP (DAC buffer B) 47 (0x2F) 0000 0000 Coefficient N2(7:0) for DAC-programmable biquad E or coefficient C23(7:0) of DAC miniDSP (DAC buffer B) 48 (0x30) 0000 0000 Coefficient D1(15:8) for DAC-programmable biquad E or coefficient C24(15:8) of DAC miniDSP (DAC buffer B) 49 (0x31) 0000 0000 Coefficient D1(7:0) for DAC-programmable biquad E or coefficient C24(7:0) of DAC miniDSP (DAC buffer B) 50 (0x32) 0000 0000 Coefficient D2(15:8) for DAC-programmable biquad E or coefficient C25(15:8) of DAC miniDSP (DAC buffer B) 51 (0x33) 0000 0000 Coefficient D2(7:0) for DAC-programmable biquad E or coefficient C25(7:0) of DAC miniDSP (DAC buffer B) 52 (0x34) 0111 1111 Coefficient NO(15:8) for DAC-programmable biquad F or coefficient C26(15:8) of DAC miniDSP (DAC buffer B) 53 (0x35) 1111 1111 Coefficient NO(7:0) for DAC-programmable biquad F or coefficient C26(7:0) of DAC miniDSP (DAC buffer B) 54 (0x36) 0000 0000 Coefficient N1(15:8) for DAC-programmable biquad F or coefficient C27(15:8) of DAC miniDSP (DAC buffer B) 55 (0x37) 0000 0000 Coefficient N1(7:0) for DAC-programmable biquad F or coefficient C27(7:0) of DAC miniDSP (DAC buffer B) 56 (0x38) 0000 0000 Coefficient N2(15:8) for DAC-programmable biquad F or coefficient C28(15:8) of DAC miniDSP (DAC buffer B) 57 (0x39) 0000 0000 Coefficient N2(7:0) for DAC-programmable biquad F or coefficient C28(7:0) of DAC miniDSP (DAC buffer B) REGISTER NAME Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-174. Page-12 Registers (continued) REGISTER NUMBER RESET VALUE 58 (0x3A) 0000 0000 Coefficient D1(15:8) for DAC-programmable biquad F or coefficient C29(15:8) of DAC miniDSP (DAC buffer B) 59 (0x3B) 0000 0000 Coefficient D1(7:0) for DAC-programmable biquad F or coefficient C29(7:0) of DAC miniDSP (DAC buffer B) 60 (0x3C) 0000 0000 Coefficient D2(15:8) for DAC-programmable biquad F or coefficient C30(15:8) of DAC miniDSP (DAC buffer B) 61 (0x3D) 0000 0000 Coefficient D2(7:0) for DAC-programmable biquad F or coefficient C30(7:0) of DAC miniDSP (DAC buffer B) 62 (0x3E) 0000 0000 Coefficient C31(15:8) of DAC miniDSP (DAC buffer B) 63 (0x3F) 0000 0000 Coefficient C31(7:0) of DAC miniDSP (DAC buffer B) 64 (0x40) 0000 0000 Coefficient C32(15:8) of DAC miniDSP (DAC buffer B) 65 (0x41) 0000 0000 Coefficient C32(7:0) of DAC miniDSP (DAC buffer B) 66 (0x42) 0111 1111 Coefficient C33(15:8) of DAC miniDSP (DAC buffer B) 67 (0x43) 1111 1111 Coefficient C33(7:0) of DAC miniDSP (DAC buffer B) 68 (0x44) 0000 0000 Coefficient C34(15:8) of DAC miniDSP (DAC buffer B) 69 (0x45) 0000 0000 Coefficient C34(7:0) of DAC miniDSP (DAC buffer B) 70 (0x46) 0000 0000 Coefficient C35(15:8) of DAC miniDSP (DAC buffer B) 71 (0x47) 0000 0000 Coefficient C35(7:0) of DAC miniDSP (DAC buffer B) 72 (0x48) 0000 0000 Coefficient C36(15:8) of DAC miniDSP (DAC buffer B) 73 (0x49) 0000 0000 Coefficient C36(7:0) of DAC miniDSP (DAC buffer B) 74 (0x4A) 0000 0000 Coefficient C37(15:8) of DAC miniDSP (DAC buffer B) REGISTER NAME 75 (0x4B) 0000 0000 Coefficient C37(7:0) of DAC miniDSP (DAC buffer B) 76 (0x4C) 0111 1111 Coefficient C38(15:8) of DAC miniDSP (DAC buffer B) 77 (0x4D) 1111 1111 Coefficient C38(7:0) of DAC miniDSP (DAC buffer B) 78 (0x4E) 0000 0000 Coefficient C39(15:8) of DAC miniDSP (DAC buffer B) 79 (0x4F) 0000 0000 Coefficient C39(7:0) of DAC miniDSP (DAC buffer B) 80 (0x50) 0000 0000 Coefficient C40(15:8) of DAC miniDSP (DAC buffer B) 81 (0x51) 0000 0000 Coefficient C40(7:0) of DAC miniDSP (DAC buffer B) 82 (0x52) 0000 0000 Coefficient C41(15:8) of DAC miniDSP (DAC buffer B) 83 (0x53) 0000 0000 Coefficient C41(7:0) of DAC miniDSP (DAC buffer B) 84 (0x54) 0000 0000 Coefficient C42(15:8) of DAC miniDSP (DAC buffer B) 85 (0x55) 0000 0000 Coefficient C42(7:0) of DAC miniDSP (DAC buffer B) 86 (0x56) 0111 1111 Coefficient C43(15:8) of DAC miniDSP (DAC buffer B) 87 (0x57) 1111 1111 Coefficient C43(7:0) of DAC miniDSP (DAC buffer B) 88 (0x58) 0000 0000 Coefficient C44(15:8) of DAC miniDSP (DAC buffer B) 89 (0x59) 0000 0000 Coefficient C44(7:0) of DAC miniDSP (DAC buffer B) 90 (0x5A) 0000 0000 Coefficient C45(15:8) of DAC miniDSP (DAC buffer B) 91 (0x5B) 0000 0000 Coefficient C45(7:0) of DAC miniDSP (DAC buffer B) 92 (0x5C) 0000 0000 Coefficient C46(15:8) of DAC miniDSP (DAC buffer B) 93 (0x5D) 0000 0000 Coefficient C46(7:0) of DAC miniDSP (DAC buffer B) 94 (0x5E) 0000 0000 Coefficient C47(15:8) of DAC miniDSP (DAC buffer B) 95 (0x5F) 0000 0000 Coefficient C47(7:0) of DAC miniDSP (DAC buffer B) 96 (0x60) 0111 1111 Coefficient C48(15:8) of DAC miniDSP (DAC buffer B) 97 (0x61) 1111 1111 Coefficient C48(7:0) of DAC miniDSP (DAC buffer B) 98 (0x62) 0000 0000 Coefficient C49(15:8) of DAC miniDSP (DAC buffer B) 99 (0x63) 0000 0000 Coefficient C49(7:0) of DAC miniDSP (DAC buffer B) 100 (0x64) 0000 0000 Coefficient C50(15:8) of DAC miniDSP (DAC buffer B) 101 (0x65) 0000 0000 Coefficient C50(7:0) of DAC miniDSP (DAC buffer B) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 135 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-174. Page-12 Registers (continued) REGISTER NUMBER RESET VALUE 102 (0x66) 0000 0000 Coefficient C51(15:8) of DAC miniDSP (DAC buffer B) 103 (0x67) 0000 0000 Coefficient C51(7:0) of DAC miniDSP (DAC buffer B) 104 (0x68) 0000 0000 Coefficient C52(15:8) of DAC miniDSP (DAC buffer B) REGISTER NAME 105 (0x69) 0000 0000 Coefficient C52(7:0) of DAC miniDSP (DAC buffer B) 106 (0x6A) 0111 1111 Coefficient C53(15:8) of DAC miniDSP (DAC buffer B) 107 (0x6B) 1111 1111 Coefficient C53(7:0) of DAC miniDSP (DAC buffer B) 108 (0x6C) 0000 0000 Coefficient C54(15:8) of DAC miniDSP (DAC buffer B) 109 (0x6D) 0000 0000 Coefficient C54(7:0) of DAC miniDSP (DAC buffer B) 110 (0x6E) 0000 0000 Coefficient C55(15:8) of DAC miniDSP (DAC buffer B) 111 (0x6F) 0000 0000 Coefficient C55(7:0) of DAC miniDSP (DAC buffer B) 112 (0x70) 0000 0000 Coefficient C56(15:8) of DAC miniDSP (DAC buffer B) 113 (0x71) 0000 0000 Coefficient C56(7:0) of DAC miniDSP (DAC buffer B) 114 (0x72) 0000 0000 Coefficient C57(15:8) of DAC miniDSP (DAC buffer B) 115 (0x73) 0000 0000 Coefficient C57(7:0) of DAC miniDSP (DAC buffer B) 116 (0x74) 0111 1111 Coefficient C58(15:8) of DAC miniDSP (DAC buffer B) 117 (0x75) 1111 1111 Coefficient C58(7:0) of DAC miniDSP (DAC buffer B) 118 (0x76) 0000 0000 Coefficient C59(15:8) of DAC miniDSP (DAC buffer B) 119 (0x77) 0000 0000 Coefficient C59(7:0) of DAC miniDSP (DAC buffer B) 120 (0x78) 0000 0000 Coefficient C60(15:8) of DAC miniDSP (DAC buffer B) 121 (0x79) 0000 0000 Coefficient C60(7:0) of DAC miniDSP (DAC buffer B) 122 (0x7A) 0000 0000 Coefficient C61(15:8) of DAC miniDSP (DAC buffer B) 123 (0x7B) 0000 0000 Coefficient C61(7:0) of DAC miniDSP (DAC buffer B) 124 (0x7C) 0000 0000 Coefficient C62(15:8) of DAC miniDSP (DAC buffer B) 125 (0x7D) 0000 0000 Coefficient C62(7:0) of DAC miniDSP (DAC buffer B) 126 (0x7E) 0000 0000 Coefficient C63(15:8) of DAC miniDSP (DAC buffer B) 127 (0x7F) 0000 0000 Coefficient C63(7:0) of DAC miniDSP (DAC buffer B) 7.4.2.11 Control Registers, Page 13: DAC Programmable Coefficients RAM Buffer B (65:127) Default values shown for this page only become valid 100 μs following a hardware or software reset. Table 7-175. Page 13 / Register 0 (0x00): Page Control Register BIT D7–D0 READ/ WRITE R/W RESET VALUE 0000 0000 DESCRIPTION 0000 0000: 0000 0001: ... 1111 1110: 1111 1111: Page 0 selected Page 1 selected Page 254 selected Page 255 selected The remaining page-13 registers are either reserved registers or are used for setting coefficients for the various filters in the TLV320AIC3120. Reserved registers must not be written to. The filter coefficient registers are arranged in pairs, with two adjacent 8-bit registers containing the 16-bit coefficient for a single filter. The 16-bit integer contained in the MSB and LSB registers for a coefficient are interpreted as a 2s-complement integer, with possible values ranging from –32 768 to 32 767. When programming any coefficient value for a filter, the MSB register must always be written first, immediately followed by the LSB register. Even if only the MSB or LSB portion of the coefficient changes, both registers must be written in this sequence. is a list of the page-13 registers, excepting the previously described register 0. 136 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-176. Page-13 Registers REGISTER NUMBER RESET VALUE 1 (0x01) 0000 0000 Reserved. Do not write to this register. 2 (0x02) 0111 1111 Coefficient N0(15:8) for left DAC-programmable first-order IIR or coefficient C65(15:8) of DAC miniDSP (DAC buffer B) 3 (0x03) 1111 1111 Coefficient N0(7:0) for left DAC-programmable first-order IIR or coefficient C65(7:0) of DAC miniDSP (DAC buffer B) 4 (0x04) 0000 0000 Coefficient N1(15:8) for left DAC-programmable first-order IIR or coefficient C66(15:8) of DAC miniDSP (DAC buffer B) 5 (0x05) 0000 0000 Coefficient N1(7:0) for left DAC-programmable first-order IIR or coefficient C66(7:0) of DAC miniDSP (DAC buffer B) 6 (0x06) 0000 0000 Coefficient D1(15:8) for left DAC-programmable first-order IIR or coefficient C67(15:8) of DAC miniDSP (DAC buffer B) 7 (0x07) 0000 0000 Coefficient D1(7:0) for left DAC-programmable first-order IIR or coefficient C67(7:0) of DAC miniDSP (DAC buffer B) 8 (0x08) 0111 1111 Coefficient N0(15:8) for right DAC-programmable first-order IIR or coefficient C68(15:8) of DAC miniDSP (DAC buffer B) 9 (0x09) 1111 1111 Coefficient N0(7:0) for right DAC-programmable first-order IIR or coefficient C68(7:0) of DAC miniDSP (DAC buffer B) 10 (0x0A) 0000 0000 Coefficient N1(15:8) for right DAC-programmable first-order IIR or coefficient C69(15:8) of DAC miniDSP (DAC buffer B) 11 (0x0B) 0000 0000 Coefficient N1(7:0) for right DAC-programmable first-order IIR or coefficient C69(7:0) of DAC miniDSP (DAC buffer B) 12 (0x0C) 0000 0000 Coefficient D1(15:8) for right DAC-programmable first-order IIR or coefficient C70(15:8) of DAC miniDSP (DAC buffer B) 13 (0x0D) 0000 0000 Coefficient D1(7:0) for right DAC-programmable first-order IIR or coefficient C70(7:0) of DAC miniDSP (DAC buffer B) 14 (0x0E) 0111 1111 Coefficient N0(15:8) for DRC first-order high-pass filter or coefficient C71(15:8) of DAC miniDSP (DAC buffer B) 15 (0x0F) 1111 0111 Coefficient N0(7:0) for DRC first-order high-pass filter or coefficient C71(7:0) of DAC miniDSP (DAC buffer B) 16 (0x10) 1000 0000 Coefficient N1(15:8) for DRC first-order high-pass filter or coefficient C72(15:8) of DAC miniDSP (DAC buffer B) 17 (0x11) 0000 1001 Coefficient N1(7:0) for DRC first-order high-pass filter or coefficient C72(7:0) of DAC miniDSP (DAC buffer B) 18 (0x12) 0111 1111 Coefficient D1(15:8) for DRC first-order high-pass filter or coefficient C73(15:8) of DAC miniDSP (DAC buffer B) 19 (0x13) 1110 1111 Coefficient D1(7:0) for DRC first-order high-pass filter or coefficient C73(7:0) of DAC miniDSP (DAC buffer B) 20 (0x14) 0000 0000 Coefficient N0(15:8) for DRC first-order low-pass filter or coefficient C74(15:8) of DAC miniDSP (DAC buffer B) 21 (0x15) 0001 0001 Coefficient N0(7:0) for DRC first-order low-pass filter or coefficient C74(7:0) of DAC miniDSP (DAC buffer B) 22 (0x16) 0000 0000 Coefficient N1(15:8) for DRC first-order low-pass filter or coefficient C75(15:8) of DAC miniDSP (DAC buffer B) 23 (0x17) 0001 0001 Coefficient N1(7:0) for DRC first-order low-pass filter or coefficient C75(7:0) of DAC miniDSP (DAC buffer B) 24 (0x18) 0111 1111 Coefficient D1(15:8) for DRC first-order low-pass filter or coefficient C76(15:8) of DAC miniDSP (DAC buffer B) 25 (0x19) 1101 1110 Coefficient D1(7:0) for DRC first-order low-pass filter or coefficient C76(7:0) of DAC miniDSP (DAC buffer B) REGISTER NAME Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 137 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-176. Page-13 Registers (continued) 138 REGISTER NUMBER RESET VALUE 26 (0x1A) 0000 0000 Coefficient C77(15:8) of DAC miniDSP (DAC buffer B) 27 (0x1B) 0000 0000 Coefficient C77(7:0) of DAC miniDSP (DAC buffer B) 28 (0x1C) 0000 0000 Coefficient C78(15:8) of DAC miniDSP (DAC buffer B) 29 (0x1D) 0000 0000 Coefficient C78(7:0) of DAC miniDSP (DAC buffer B) 30 (0x1E) 0000 0000 Coefficient C79(15:8) of DAC miniDSP (DAC buffer B) 31 (0x1F) 0000 0000 Coefficient C79(7:0) of DAC miniDSP (DAC buffer B) 32 (0x20) 0000 0000 Coefficient C80(15:8) of DAC miniDSP (DAC buffer B) 33 (0x21) 0000 0000 Coefficient C80(7:0) of DAC miniDSP (DAC buffer B) 34 (0x22) 0000 0000 Coefficient C81(15:8) of DAC miniDSP (DAC buffer B) 35 (0x23) 0000 0000 Coefficient C81(7:0) of DAC miniDSP (DAC buffer B) 36 (0x24) 0000 0000 Coefficient C82(15:8) of DAC miniDSP (DAC buffer B) 37 (0x25) 0000 0000 Coefficient C82(7:0) of DAC miniDSP (DAC buffer B) 38 (0x26) 0000 0000 Coefficient C83(15:8) of DAC miniDSP (DAC buffer B) 39 (0x27) 0000 0000 Coefficient C83(7:0) of DAC miniDSP (DAC buffer B) 40 (0x28) 0000 0000 Coefficient C84(15:8) of DAC miniDSP (DAC buffer B) 41 (0x29) 0000 0000 Coefficient C84(7:0) of DAC miniDSP (DAC buffer B) 42 (0x2A) 0000 0000 Coefficient C85(15:8) of DAC miniDSP (DAC buffer B) REGISTER NAME 43 (0x2B) 0000 0000 Coefficient C85(7:0) of DAC miniDSP (DAC buffer B) 44 (0x2C) 0000 0000 Coefficient C86(15:8) of DAC miniDSP (DAC buffer B) 45 (0x2D) 0000 0000 Coefficient C86(7:0) of DAC miniDSP (DAC buffer B) 46 (0x2E) 0000 0000 Coefficient C87(15:8) of DAC miniDSP (DAC buffer B) 47 (0x2F) 0000 0000 Coefficient C87(7:0) of DAC miniDSP (DAC buffer B) 48 (0x30) 0000 0000 Coefficient C88(15:8) of DAC miniDSP (DAC buffer B) 49 (0x31) 0000 0000 Coefficient C88(7:0) of DAC miniDSP (DAC buffer B) 50 (0x32) 0000 0000 Coefficient C89(15:8) of DAC miniDSP (DAC buffer B) 51 (0x33) 0000 0000 Coefficient C89(7:0) of DAC miniDSP (DAC buffer B) 52 (0x34) 0000 0000 Coefficient C90(15:8) of DAC miniDSP (DAC buffer B) 53 (0x35) 0000 0000 Coefficient C90(7:0) of DAC miniDSP (DAC buffer B) 54 (0x36) 0000 0000 Coefficient C91(15:8) of DAC miniDSP (DAC buffer B) 55 (0x37) 0000 0000 Coefficient C91(7:0) of DAC miniDSP (DAC buffer B) 56 (0x38) 0000 0000 Coefficient C92(15:8) of DAC miniDSP (DAC buffer B) 57 (0x39) 0000 0000 Coefficient C92(7:0) of DAC miniDSP (DAC buffer B) 58 (0x3A) 0000 0000 Coefficient C93(15:8) of DAC miniDSP (DAC buffer B) 59 (0x3B) 0000 0000 Coefficient C93(7:0) of DAC miniDSP (DAC buffer B) 60 (0x3C) 0000 0000 Coefficient C94(15:8) of DAC miniDSP (DAC buffer B) 61 (0x3D) 0000 0000 Coefficient C94(7:0) of DAC miniDSP (DAC buffer B) 62 (0x3E) 0000 0000 Coefficient C95(15:8) of DAC miniDSP (DAC buffer B) 63 (0x3F) 0000 0000 Coefficient C95(7:0) of DAC miniDSP (DAC buffer B) 64 (0x40) 0000 0000 Coefficient C96(15:8) of DAC miniDSP (DAC buffer B) 65 (0x41) 0000 0000 Coefficient C96(7:0) of DAC miniDSP (DAC buffer B) 66 (0x42) 0000 0000 Coefficient C97(15:8) of DAC miniDSP (DAC buffer B) 67 (0x43) 0000 0000 Coefficient C97(7:0) of DAC miniDSP (DAC buffer B) 68 (0x44) 0000 0000 Coefficient C98(15:8) of DAC miniDSP (DAC buffer B) 69 (0x45) 0000 0000 Coefficient C98(7:0) of DAC miniDSP (DAC buffer B) 70 (0x46) 0000 0000 Coefficient C99(15:8) of DAC miniDSP (DAC buffer B) 71 (0x47) 0000 0000 Coefficient C99(7:0) of DAC miniDSP (DAC buffer B) 72 (0x48) 0000 0000 Coefficient C100(15:8) of DAC miniDSP (DAC buffer B) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-176. Page-13 Registers (continued) REGISTER NUMBER RESET VALUE REGISTER NAME 73 (0x49) 0000 0000 Coefficient C100(7:0) of DAC miniDSP (DAC buffer B) 74 (0x4A) 0000 0000 Coefficient C101(15:8) of DAC miniDSP (DAC buffer B) 75 (0x4B) 0000 0000 Coefficient C101(7:0) of DAC miniDSP (DAC buffer B) 76 (0x4C) 0000 0000 Coefficient C102(15:8) of DAC miniDSP (DAC buffer B) 77 (0x4D) 0000 0000 Coefficient C102(7:0) of DAC miniDSP (DAC buffer B) 78 (0x4E) 0000 0000 Coefficient C103(15:8) of DAC miniDSP (DAC buffer B) 79 (0x4F) 0000 0000 Coefficient C103(7:0) of DAC miniDSP (DAC buffer B) 80 (0x50) 0000 0000 Coefficient C104(15:8) of DAC miniDSP (DAC buffer B) 81 (0x51) 0000 0000 Coefficient C104(7:0) of DAC miniDSP (DAC buffer B) 82 (0x52) 0000 0000 Coefficient C105(15:8) of DAC miniDSP (DAC buffer B) 83 (0x53) 0000 0000 Coefficient C105(7:0) of DAC miniDSP (DAC buffer B) 84 (0x54) 0000 0000 Coefficient C106(15:8) of DAC miniDSP (DAC buffer B) 85 (0x55) 0000 0000 Coefficient C106(7:0) of DAC miniDSP (DAC buffer B) 86 (0x56) 0000 0000 Coefficient C107(15:8) of DAC miniDSP (DAC buffer B) 87 (0x57) 0000 0000 Coefficient C107(7:0) of DAC miniDSP (DAC buffer B) 88 (0x58) 0000 0000 Coefficient C108(15:8) of DAC miniDSP (DAC buffer B) 89 (0x59) 0000 0000 Coefficient C108(7:0) of DAC miniDSP (DAC buffer B) 90 (0x5A) 0000 0000 Coefficient C109(15:8) of DAC miniDSP (DAC buffer B) 91 (0x5B) 0000 0000 Coefficient C109(7:0) of DAC miniDSP (DAC buffer B) 92 (0x5C) 0000 0000 Coefficient C110(15:8) of DAC miniDSP (DAC buffer B) 93 (0x5D) 0000 0000 Coefficient C110(7:0) of DAC miniDSP (DAC buffer B) 94 (0x5E) 0000 0000 Coefficient C111(15:8) of DAC miniDSP (DAC buffer B) 95 (0x5F) 0000 0000 Coefficient C111(7:0) of DAC miniDSP (DAC buffer B) 96 (0x60) 0000 0000 Coefficient C112(15:8) of DAC miniDSP (DAC buffer B) 97 (0x61) 0000 0000 Coefficient C112(7:0) of DAC miniDSP (DAC buffer B) 98 (0x62) 0000 0000 Coefficient C113(15:8) of DAC miniDSP (DAC buffer B) 99 (0x63) 0000 0000 Coefficient C113(7:0) of DAC miniDSP (DAC buffer B) 100 (0x64) 0000 0000 Coefficient C114(15:8) of DAC miniDSP (DAC buffer B) 101 (0x65) 0000 0000 Coefficient C114(7:0) of DAC miniDSP (DAC buffer B) 102 (0x66) 0000 0000 Coefficient C115(15:8) of DAC miniDSP (DAC buffer B) 103 (0x67) 0000 0000 Coefficient C116(7:0) of DAC miniDSP (DAC buffer B) 104 (0x68) 0000 0000 Coefficient C117(15:8) of DAC miniDSP (DAC buffer B) 105 (0x69) 0000 0000 Coefficient C117(7:0) of DAC miniDSP (DAC buffer B) 106 (0x6A) 0000 0000 Coefficient C118(15:8) of DAC miniDSP (DAC buffer B) 107 (0x6B) 0000 0000 Coefficient C118(7:0) of DAC miniDSP (DAC buffer B) 108 (0x6C) 0000 0000 Coefficient C119(15:8) of DAC miniDSP (DAC buffer B) 109 (0x6D) 0000 0000 Coefficient C119(7:0) of DAC miniDSP (DAC buffer B) 110 (0x6E) 0000 0000 Coefficient C120(15:8) of DAC miniDSP (DAC buffer B) 111 (0x6F) 0000 0000 Coefficient C120(7:0) of DAC miniDSP (DAC buffer B) 112 (0x70) 0000 0000 Coefficient C121(15:8) of DAC miniDSP (DAC buffer B) 113 (0x71) 0000 0000 Coefficient C121(7:0) of DAC miniDSP (DAC buffer B) 114 (0x72) 0000 0000 Coefficient C122(15:8) of DAC miniDSP (DAC buffer B) 115 (0x73) 0000 0000 Coefficient C122(7:0) of DAC miniDSP (DAC buffer B) 116 (0x74) 0000 0000 Coefficient C123(15:8) of DAC miniDSP (DAC buffer B) 117 (0x75) 0000 0000 Coefficient C123(7:0) of DAC miniDSP (DAC buffer B) 118 (0x76) 0000 0000 Coefficient C123(15:8) of DAC miniDSP (DAC buffer B) 119 (0x77) 0000 0000 Coefficient C123(7:0) of DAC miniDSP (DAC buffer B) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 139 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-176. Page-13 Registers (continued) REGISTER NUMBER RESET VALUE 120 (0x78) 0000 0000 Coefficient C124(15:8) of DAC miniDSP (DAC buffer B) 121 (0x79) 0000 0000 Coefficient C124(7:0) of DAC miniDSP (DAC buffer B) 122 (0x7A) 0000 0000 Coefficient C125(15:8) of DAC miniDSP (DAC buffer B) REGISTER NAME 123 (0x7B) 0000 0000 Coefficient C125(7:0) of DAC miniDSP (DAC buffer B) 124 (0x7C) 0000 0000 Coefficient C126(15:8) of DAC miniDSP (DAC buffer B) 125 (0x7D) 0000 0000 Coefficient C126(7:0) of DAC miniDSP (DAC buffer B) 126 (0x7E) 0000 0000 Coefficient C127(15:8) of DAC miniDSP (DAC buffer B) 127 (0x7F) 0000 0000 Coefficient C127(7:0) of DAC miniDSP (DAC buffer B) 7.4.2.12 Control Registers, Page 14: DAC Programmable Coefficients RAM Buffer B (129:191) Default values shown for this page only become valid 100 μs following a hardware or software reset. Table 7-177. Page 14 / Register 0 (0x00): Page Control Register BIT D7–D0 READ/ WRITE R/W RESET VALUE 0000 0000 DESCRIPTION 0000 0000: 0000 0001: ... 1111 1110: 1111 1111: Page 0 selected Page 1 selected Page 254 selected Page 255 selected The remaining page-14 registers are either reserved registers or are used for setting coefficients for the various filters in the TLV320AIC3120. Reserved registers must not be written to. The filter coefficient registers are arranged in pairs, with two adjacent 8-bit registers containing the 16-bit coefficient for a single filter. The 16-bit integer contained in the MSB and LSB registers for a coefficient are interpreted as a 2s-complement integer, with possible values ranging from –32 768 to 32 767. When programming any coefficient value for a filter, the MSB register must always be written first, immediately followed by the LSB register. Even if only the MSB or LSB portion of the coefficient changes, both registers must be written in this sequence. Table 7-178 is a list of the page-14 registers, excepting the previously described register 0. Table 7-178. Page-14 Registers 140 REGISTER NUMBER RESET VALUE 1 (0x01) XXXX XXXX 2 (0x02) 0000 0000 Coefficient C129(15:8) of DAC miniDSP (DAC buffer B) 3 (0x03) 0000 0000 Coefficient C129(7:0) of DAC miniDSP (DAC buffer B) 4 (0x04) 0000 0000 Coefficient C130(15:8) of DAC miniDSP (DAC buffer B) 5 (0x05) 0000 0000 Coefficient C130(7:0) of DAC miniDSP (DAC buffer B) 6 (0x06) 0000 0000 Coefficient C131(15:8) of DAC miniDSP (DAC buffer B) 7 (0x07) 0000 0000 Coefficient C131(7:0) of DAC miniDSP (DAC buffer B) 8 (0x08) 0000 0000 Coefficient C132(15:8) of DAC miniDSP (DAC buffer B) 9 (0x09) 0000 0000 Coefficient C132(7:0) of DAC miniDSP (DAC buffer B) 10 (0x0A) 0000 0000 Coefficient C133(15:8) of DAC miniDSP (DAC buffer B) 11 (0x0B) 0000 0000 Coefficient C133(7:0) of DAC miniDSP (DAC buffer B) 12 (0x0C) 0000 0000 Coefficient C134(15:8) of DAC miniDSP (DAC buffer B) 13 (0x0D) 0000 0000 Coefficient C134(7:0) of DAC miniDSP (DAC buffer B) 14 (0x0E) 0000 0000 Coefficient C135(15:8) of DAC miniDSP (DAC buffer B) REGISTER NAME Reserved. Do not write to this register. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-178. Page-14 Registers (continued) REGISTER NUMBER RESET VALUE 15 (0x0F) 0000 0000 Coefficient C135(7:0) of DAC miniDSP (DAC buffer B) 16 (0x10) 0000 0000 Coefficient C136(15:8) of DAC miniDSP (DAC buffer B) 17 (0x11) 0000 0000 Coefficient C136(7:0) of DAC miniDSP (DAC buffer B) 18 (0x12) 0000 0000 Coefficient C137(15:8) of DAC miniDSP (DAC buffer B) 19 (0x13) 0000 0000 Coefficient C137(7:0) of DAC miniDSP (DAC buffer B) 20 (0x14) 0000 0000 Coefficient C138(15:8) of DAC miniDSP (DAC buffer B) 21 (0x15) 0000 0000 Coefficient C138(7:0) of DAC miniDSP (DAC buffer B) 22 (0x16) 0000 0000 Coefficient C139(15:8) of DAC miniDSP (DAC buffer B) 23 (0x17) 0000 0000 Coefficient C139(7:0) of DAC miniDSP (DAC buffer B) 24 (0x18) 0000 0000 Coefficient C140(15:8) of DAC miniDSP (DAC buffer B) REGISTER NAME 25 (0x19) 0000 0000 Coefficient C140(7:0) of DAC miniDSP (DAC buffer B) 26 (0x1A) 0000 0000 Coefficient C141(15:8) of DAC miniDSP (DAC buffer B) 27 (0x1B) 0000 0000 Coefficient C141(7:0) of DAC miniDSP (DAC buffer B) 28 (0x1C) 0000 0000 Coefficient C142(15:8) of DAC miniDSP (DAC buffer B) 29 (0x1D) 0000 0000 Coefficient C142(7:0) of DAC miniDSP (DAC buffer B) 30 (0x1E) 0000 0000 Coefficient C143(15:8) of DAC miniDSP (DAC buffer B) 31 (0x1F) 0000 0000 Coefficient C143(7:0) of DAC miniDSP (DAC buffer B) 32 (0x20) 0000 0000 Coefficient C144(15:8) of DAC miniDSP (DAC buffer B) 33 (0x21) 0000 0000 Coefficient C144(7:0) of DAC miniDSP (DAC buffer B) 34 (0x22) 0000 0000 Coefficient C145(15:8) of DAC miniDSP (DAC buffer B) 35 (0x23) 0000 0000 Coefficient C145(7:0) of DAC miniDSP (DAC buffer B) 36 (0x24) 0000 0000 Coefficient C146(15:8) of DAC miniDSP (DAC buffer B) 37 (0x25) 0000 0000 Coefficient C146(7:0) of DAC miniDSP (DAC buffer B) 38 (0x26) 0000 0000 Coefficient C147(15:8) of DAC miniDSP (DAC buffer B) 39 (0x27) 0000 0000 Coefficient C147(7:0) of DAC miniDSP (DAC buffer B) 40 (0x28) 0000 0000 Coefficient C148(15:8) of DAC miniDSP (DAC buffer B) 41 (0x29) 0000 0000 Coefficient C148(7:0) of DAC miniDSP (DAC buffer B) 42 (0x2A) 0000 0000 Coefficient C149(15:8) of DAC miniDSP (DAC buffer B) 43 (0x2B) 0000 0000 Coefficient C149(7:0) of DAC miniDSP (DAC buffer B) 44 (0x2C) 0000 0000 Coefficient C150(15:8) of DAC miniDSP (DAC buffer B) 45 (0x2D) 0000 0000 Coefficient C150(7:0) of DAC miniDSP (DAC buffer B) 46 (0x2E) 0000 0000 Coefficient C151(15:8) of DAC miniDSP (DAC buffer B) 47 (0x2F) 0000 0000 Coefficient C151(7:0) of DAC miniDSP (DAC buffer B) 48 (0x30) 0000 0000 Coefficient C152(15:8) of DAC miniDSP (DAC buffer B) 49 (0x31) 0000 0000 Coefficient C152(7:0) of DAC miniDSP (DAC buffer B) 50 (0x32) 0000 0000 Coefficient C153(15:8) of DAC miniDSP (DAC buffer B) 51 (0x33) 0000 0000 Coefficient C153(7:0) of DAC miniDSP (DAC buffer B) 52 (0x34) 0000 0000 Coefficient C154(15:8) of DAC miniDSP (DAC buffer B) 53 (0x35) 0000 0000 Coefficient C154(7:0) of DAC miniDSP (DAC buffer B) 54 (0x36) 0000 0000 Coefficient C155(15:8) of DAC miniDSP (DAC buffer B) 55 (0x37) 0000 0000 Coefficient C155(7:0) of DAC miniDSP (DAC buffer B) 56 (0x38) 0000 0000 Coefficient C156(15:8) of DAC miniDSP (DAC buffer B) 57 (0x39) 0000 0000 Coefficient C156(7:0) of DAC miniDSP (DAC buffer B) 58 (0x3A) 0000 0000 Coefficient C157(15:8) of DAC miniDSP (DAC buffer B) 59 (0x3B) 0000 0000 Coefficient C157(7:0) of DAC miniDSP (DAC buffer B) 60 (0x3C) 0000 0000 Coefficient C158(15:8) of DAC miniDSP (DAC buffer B) 61 (0x3D) 0000 0000 Coefficient C158(7:0) of DAC miniDSP (DAC buffer B) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 141 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-178. Page-14 Registers (continued) 142 REGISTER NUMBER RESET VALUE 62 (0x3E) 0000 0000 Coefficient C159(15:8) of DAC miniDSP (DAC buffer B) 63 (0x3F) 0000 0000 Coefficient C159(7:0) of DAC miniDSP (DAC buffer B) 64 (0x40) 0000 0000 Coefficient C160(15:8) of DAC miniDSP (DAC buffer B) 65 (0x41) 0000 0000 Coefficient C160(7:0) of DAC miniDSP (DAC buffer B) 66 (0x42) 0000 0000 Coefficient C161(15:8) of DAC miniDSP (DAC buffer B) 67 (0x43) 0000 0000 Coefficient C161(7:0) of DAC miniDSP (DAC buffer B) 68 (0x44) 0000 0000 Coefficient C162(15:8) of DAC miniDSP (DAC buffer B) 69 (0x45) 0000 0000 Coefficient C162(7:0) of DAC miniDSP (DAC buffer B) 70 (0x46) 0000 0000 Coefficient C163(15:8) of DAC miniDSP (DAC buffer B) 71 (0x47) 0000 0000 Coefficient C163(7:0) of DAC miniDSP (DAC buffer B) 72 (0x48) 0000 0000 Coefficient C164(15:8) of DAC miniDSP (DAC buffer B) 73 (0x49) 0000 0000 Coefficient C164(7:0) of DAC miniDSP (DAC buffer B) 74 (0x4A) 0000 0000 Coefficient C165(15:8) of DAC miniDSP (DAC buffer B) REGISTER NAME 75 (0x4B) 0000 0000 Coefficient C165(7:0) of DAC miniDSP (DAC buffer B) 76 (0x4C) 0000 0000 Coefficient C166(15:8) of DAC miniDSP (DAC buffer B) 77 (0x4D) 0000 0000 Coefficient C166(7:0) of DAC miniDSP (DAC buffer B) 78 (0x4E) 0000 0000 Coefficient C167(15:8) of DAC miniDSP (DAC buffer B) 79 (0x4F) 0000 0000 Coefficient C167(7:0) of DAC miniDSP (DAC buffer B) 80 (0x50) 0000 0000 Coefficient C168(15:8) of DAC miniDSP (DAC buffer B) 81 (0x51) 0000 0000 Coefficient C168(7:0) of DAC miniDSP (DAC buffer B) 82 (0x52) 0000 0000 Coefficient C169(15:8) of DAC miniDSP (DAC buffer B) 83 (0x53) 0000 0000 Coefficient C169(7:0) of DAC miniDSP (DAC buffer B) 84 (0x54) 0000 0000 Coefficient C170(15:8) of DAC miniDSP (DAC buffer B) 85 (0x55) 0000 0000 Coefficient C170(7:0) of DAC miniDSP (DAC buffer B) 86 (0x56) 0000 0000 Coefficient C171(15:8) of DAC miniDSP (DAC buffer B) 87 (0x57) 0000 0000 Coefficient C171(7:0) of DAC miniDSP (DAC buffer B) 88 (0x58) 0000 0000 Coefficient C172(15:8) of DAC miniDSP (DAC buffer B) 89 (0x59) 0000 0000 Coefficient C172(7:0) of DAC miniDSP (DAC buffer B) 90 (0x5A) 0000 0000 Coefficient C173(15:8) of DAC miniDSP (DAC buffer B) 91 (0x5B) 0000 0000 Coefficient C173(7:0) of DAC miniDSP (DAC buffer B) 92 (0x5C) 0000 0000 Coefficient C174(15:8) of DAC miniDSP (DAC buffer B) 93 (0x5D) 0000 0000 Coefficient C174(7:0) of DAC miniDSP (DAC buffer B) 94 (0x5E) 0000 0000 Coefficient C175(15:8) of DAC miniDSP (DAC buffer B) 95 (0x5F) 0000 0000 Coefficient C175(7:0) of DAC miniDSP (DAC buffer B) 96 (0x60) 0000 0000 Coefficient C176(15:8) of DAC miniDSP (DAC buffer B) 97 (0x61) 0000 0000 Coefficient C176(7:0) of DAC miniDSP (DAC buffer B) 98 (0x62) 0000 0000 Coefficient C177(15:8) of DAC miniDSP (DAC buffer B) 99 (0x63) 0000 0000 Coefficient C177(7:0) of DAC miniDSP (DAC buffer B) 100 (0x64) 0000 0000 Coefficient C178(15:8) of DAC miniDSP (DAC buffer B) 101 (0x65) 0000 0000 Coefficient C178(7:0) of DAC miniDSP (DAC buffer B) 102 (0x66) 0000 0000 Coefficient C179(15:8) of DAC miniDSP (DAC buffer B) 103 (0x67) 0000 0000 Coefficient C179(7:0) of DAC miniDSP (DAC buffer B) 104 (0x68) 0000 0000 Coefficient C180(15:8) of DAC miniDSP (DAC buffer B) 105 (0x69) 0000 0000 Coefficient C180(7:0) of DAC miniDSP (DAC buffer B) 106 (0x6A) 0000 0000 Coefficient C181(15:8) of DAC miniDSP (DAC buffer B) 107 (0x6B) 0000 0000 Coefficient C181(7:0) of DAC miniDSP (DAC buffer B) 108 (0x6C) 0000 0000 Coefficient C182(15:8) of DAC miniDSP (DAC buffer B) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-178. Page-14 Registers (continued) REGISTER NUMBER RESET VALUE 109 (0x6D) 0000 0000 Coefficient C182(7:0) of DAC miniDSP (DAC buffer B) 110 (0x6E) 0000 0000 Coefficient C183(15:8) of DAC miniDSP (DAC buffer B) 111 (0x6F) 0000 0000 Coefficient C183(7:0) of DAC miniDSP (DAC buffer B) 112 (0x70) 0000 0000 Coefficient C184(15:8) of DAC miniDSP (DAC buffer B) 113 (0x71) 0000 0000 Coefficient C184(7:0) of DAC miniDSP (DAC buffer B) 114 (0x72) 0000 0000 Coefficient C185(15:8) of DAC miniDSP (DAC buffer B) 115 (0x73) 0000 0000 Coefficient C185(7:0) of DAC miniDSP (DAC buffer B) 116 (0x74) 0000 0000 Coefficient C186(15:8) of DAC miniDSP (DAC buffer B) 117 (0x75) 0000 0000 Coefficient C186(7:0) of DAC miniDSP (DAC buffer B) 118 (0x76) 0000 0000 Coefficient C187(15:8) of DAC miniDSP (DAC buffer B) 119 (0x77) 0000 0000 Coefficient C187(7:0) of DAC miniDSP (DAC buffer B) 120 (0x78) 0000 0000 Coefficient C188(15:8) of DAC miniDSP (DAC buffer B) 121 (0x79) 0000 0000 Coefficient C188(7:0) of DAC miniDSP (DAC buffer B) 122 (0x7A) 0000 0000 Coefficient C189(15:8) of DAC miniDSP (DAC buffer B) 123 (0x7B) 0000 0000 Coefficient C189(7:0) of DAC miniDSP (DAC buffer B) 124 (0x7C) 0000 0000 Coefficient C190(15:8) of DAC miniDSP (DAC buffer B) 125 (0x7D) 0000 0000 Coefficient C190(7:0) of DAC miniDSP (DAC buffer B) 126 (0x7E) 0000 0000 Coefficient C191(15:8) of DAC miniDSP (DAC buffer B) 127 (0x7F) 0000 0000 Coefficient C191(7:0) of DAC miniDSP (DAC buffer B) REGISTER NAME 7.4.2.13 Control Registers, Page 15: DAC Programmable Coefficients RAM Buffer B (193:255) Default values shown for this page only become valid 100 μs following a hardware or software reset. Table 7-179. Page 15 / Register 0 (0x00): Page Control Register BIT D7–D0 READ/ WRITE R/W RESET VALUE 0000 0000 DESCRIPTION 0000 0000: 0000 0001: ... 1111 1110: 1111 1111: Page 0 selected Page 1 selected Page 254 selected Page 255 selected The remaining page-15 registers are either reserved registers or are used for setting coefficients for the various filters in the TLV320AIC3120. Reserved registers must not be written to. The filter coefficient registers are arranged in pairs, with two adjacent 8-bit registers containing the 16-bit coefficient for a single filter. The 16-bit integer contained in the MSB and LSB registers for a coefficient are interpreted as a 2s-complement integer, with possible values ranging from –32 768 to 32 767. When programming any coefficient value for a filter, the MSB register must always be written first, immediately followed by the LSB register. Even if only the MSB or LSB portion of the coefficient changes, both registers must be written in this sequence. Table 7-180 is a list of the page-15 registers, excepting the previously described register 0. Table 7-180. Page-15 Registers REGISTER NUMBER RESET VALUE 1 (0x01) XXXX XXXX 2 (0x02) 0000 0000 Coefficient C193(15:8) of DAC miniDSP (DAC buffer B) 3 (0x03) 0000 0000 Coefficient C193(7:0) of DAC miniDSP (DAC buffer B) REGISTER NAME Reserved. Do not write to this register. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 143 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-180. Page-15 Registers (continued) 144 REGISTER NUMBER RESET VALUE 4 (0x04) 0000 0000 Coefficient C194(15:8) of DAC miniDSP (DAC buffer B) 5 (0x05) 0000 0000 Coefficient C194(7:0) of DAC miniDSP (DAC buffer B) 6 (0x06) 0000 0000 Coefficient C195(15:8) of DAC miniDSP (DAC buffer B) 7 (0x07) 0000 0000 Coefficient C195(7:0) of DAC miniDSP (DAC buffer B) 8 (0x08) 0000 0000 Coefficient C196(15:8) of DAC miniDSP (DAC buffer B) 9 (0x09) 0000 0000 Coefficient C196(7:0) of DAC miniDSP (DAC buffer B) 10 (0x0A) 0000 0000 Coefficient C197(15:8) of DAC miniDSP (DAC buffer B) REGISTER NAME 11 (0x0B) 0000 0000 Coefficient C197(7:0) of DAC miniDSP (DAC buffer B) 12 (0x0C) 0000 0000 Coefficient C198(15:8) of DAC miniDSP (DAC buffer B) 13 (0x0D) 0000 0000 Coefficient C198(7:0) of DAC miniDSP (DAC buffer B) 14 (0x0E) 0000 0000 Coefficient C199(15:8) of DAC miniDSP (DAC buffer B) 15 (0x0F) 0000 0000 Coefficient C199(7:0) of DAC miniDSP (DAC buffer B) 16 (0x10) 0000 0000 Coefficient C200(15:8) of DAC miniDSP (DAC buffer B) 17 (0x11) 0000 0000 Coefficient C200(7:0) of DAC miniDSP (DAC buffer B) 18 (0x12) 0000 0000 Coefficient C201(15:8) of DAC miniDSP (DAC buffer B) 19 (0x13) 0000 0000 Coefficient C201(7:0) of DAC miniDSP (DAC buffer B) 20 (0x14) 0000 0000 Coefficient C202(15:8) of DAC miniDSP (DAC buffer B) 21 (0x15) 0000 0000 Coefficient C202(7:0) of DAC miniDSP (DAC buffer B) 22 (0x16) 0000 0000 Coefficient C203(15:8) of DAC miniDSP (DAC buffer B) 23 (0x17) 0000 0000 Coefficient C203(7:0) of DAC miniDSP (DAC buffer B) 24 (0x18) 0000 0000 Coefficient C204(15:8) of DAC miniDSP (DAC buffer B) 25 (0x19) 0000 0000 Coefficient C204(7:0) of DAC miniDSP (DAC buffer B) 26 (0x1A) 0000 0000 Coefficient C205(15:8) of DAC miniDSP (DAC buffer B) 27 (0x1B) 0000 0000 Coefficient C205(7:0) of DAC miniDSP (DAC buffer B) 28 (0x1C) 0000 0000 Coefficient C206(15:8) of DAC miniDSP (DAC buffer B) 29 (0x1D) 0000 0000 Coefficient C206(7:0) of DAC miniDSP (DAC buffer B) 30 (0x1E) 0000 0000 Coefficient C207(15:8) of DAC miniDSP (DAC buffer B) 31 (0x1F) 0000 0000 Coefficient C207(7:0) of DAC miniDSP (DAC buffer B) 32 (0x20) 0000 0000 Coefficient C208(15:8) of DAC miniDSP (DAC buffer B) 33 (0x21) 0000 0000 Coefficient C208(7:0) of DAC miniDSP (DAC buffer B) 34 (0x22) 0000 0000 Coefficient C209(15:8) of DAC miniDSP (DAC buffer B) 35 (0x23) 0000 0000 Coefficient C209(7:0) of DAC miniDSP (DAC buffer B) 36 (0x24) 0000 0000 Coefficient C210(15:8) of DAC miniDSP (DAC buffer B) 37 (0x25) 0000 0000 Coefficient C210(7:0) of DAC miniDSP (DAC buffer B) 38 (0x26) 0000 0000 Coefficient C211(15:8) of DAC miniDSP (DAC buffer B) 39 (0x27) 0000 0000 Coefficient C211(7:0) of DAC miniDSP (DAC buffer B) 40 (0x28) 0000 0000 Coefficient C212(15:8) of DAC miniDSP (DAC buffer B) 41 (0x29) 0000 0000 Coefficient C212(7:0) of DAC miniDSP (DAC buffer B) 42 (0x2A) 0000 0000 Coefficient C213(15:8) of DAC miniDSP (DAC buffer B) 43 (0x2B) 0000 0000 Coefficient C213(7:0) of DAC miniDSP (DAC buffer B) 44 (0x2C) 0000 0000 Coefficient C214(15:8) of DAC miniDSP (DAC buffer B) 45 (0x2D) 0000 0000 Coefficient C214(7:0) of DAC miniDSP (DAC buffer B) 46 (0x2E) 0000 0000 Coefficient C215(15:8) of DAC miniDSP (DAC buffer B) 47 (0x2F) 0000 0000 Coefficient C215(7:0) of DAC miniDSP (DAC buffer B) 48 (0x30) 0000 0000 Coefficient C216(15:8) of DAC miniDSP (DAC buffer B) 49 (0x31) 0000 0000 Coefficient C216(7:0) of DAC miniDSP (DAC buffer B) 50 (0x32) 0000 0000 Coefficient C217(15:8) of DAC miniDSP (DAC buffer B) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-180. Page-15 Registers (continued) REGISTER NUMBER RESET VALUE 51 (0x33) 0000 0000 Coefficient C217(7:0) of DAC miniDSP (DAC buffer B) 52 (0x34) 0000 0000 Coefficient C218(15:8) of DAC miniDSP (DAC buffer B) 53 (0x35) 0000 0000 Coefficient C218(7:0) of DAC miniDSP (DAC buffer B) 54 (0x36) 0000 0000 Coefficient C219(15:8) of DAC miniDSP (DAC buffer B) 55 (0x37) 0000 0000 Coefficient C219(7:0) of DAC miniDSP (DAC buffer B) 56 (0x38) 0000 0000 Coefficient C220(15:8) of DAC miniDSP (DAC buffer B) 57 (0x39) 0000 0000 Coefficient C220(7:0) of DAC miniDSP (DAC buffer B) 58 (0x3A) 0000 0000 Coefficient C221(15:8) of DAC miniDSP (DAC buffer B) 59 (0x3B) 0000 0000 Coefficient C221(7:0) of DAC miniDSP (DAC buffer B) 60 (0x3C) 0000 0000 Coefficient C222(15:8) of DAC miniDSP (DAC buffer B) 61 (0x3D) 0000 0000 Coefficient C222(7:0) of DAC miniDSP (DAC buffer B) 62 (0x3E) 0000 0000 Coefficient C223(15:8) of DAC miniDSP (DAC buffer B) 63 (0x3F) 0000 0000 Coefficient C223(7:0) of DAC miniDSP (DAC buffer B) 64 (0x40) 0000 0000 Coefficient C224(15:8) of DAC miniDSP (DAC buffer B) 65 (0x41) 0000 0000 Coefficient C224(7:0) of DAC miniDSP (DAC buffer B) 66 (0x42) 0000 0000 Coefficient C225(15:8) of DAC miniDSP (DAC buffer B) 67 (0x43) 0000 0000 Coefficient C225(7:0) of DAC miniDSP (DAC buffer B) 68 (0x44) 0000 0000 Coefficient C226(15:8) of DAC miniDSP (DAC buffer B) 69 (0x45) 0000 0000 Coefficient C226(7:0) of DAC miniDSP (DAC buffer B) 70 (0x46) 0000 0000 Coefficient C227(15:8) of DAC miniDSP (DAC buffer B) 71 (0x47) 0000 0000 Coefficient C227(7:0) of DAC miniDSP (DAC buffer B) 72 (0x48) 0000 0000 Coefficient C228(15:8) of DAC miniDSP (DAC buffer B) 73 (0x49) 0000 0000 Coefficient C228(7:0) of DAC miniDSP (DAC buffer B) 74 (0x4A) 0000 0000 Coefficient C229(15:8) of DAC miniDSP (DAC buffer B) 75 (0x4B) 0000 0000 Coefficient C229(7:0) of DAC miniDSP (DAC buffer B) 76 (0x4C) 0000 0000 Coefficient C230(15:8) of DAC miniDSP (DAC buffer B) 77 (0x4D) 0000 0000 Coefficient C230(7:0) of DAC miniDSP (DAC buffer B) 78 (0x4E) 0000 0000 Coefficient C231(15:8) of DAC miniDSP (DAC buffer B) 79 (0x4F) 0000 0000 Coefficient C231(7:0) of DAC miniDSP (DAC buffer B) 80 (0x50) 0000 0000 Coefficient C232(15:8) of DAC miniDSP (DAC buffer B) 81 (0x51) 0000 0000 Coefficient C232(7:0) of DAC miniDSP (DAC buffer B) 82 (0x52) 0000 0000 Coefficient C233(15:8) of DAC miniDSP (DAC buffer B) 83 (0x53) 0000 0000 Coefficient C233(7:0) of DAC miniDSP (DAC buffer B) 84 (0x54) 0000 0000 Coefficient C234(15:8) of DAC miniDSP (DAC buffer B) 85 (0x55) 0000 0000 Coefficient C234(7:0) of DAC miniDSP (DAC buffer B) 86 (0x56) 0000 0000 Coefficient C235(15:8) of DAC miniDSP (DAC buffer B) 87 (0x57) 0000 0000 Coefficient C235(7:0) of DAC miniDSP (DAC buffer B) 88 (0x58) 0000 0000 Coefficient C236(15:8) of DAC miniDSP (DAC buffer B) 89 (0x59) 0000 0000 Coefficient C236(7:0) of DAC miniDSP (DAC buffer B) 90 (0x5A) 0000 0000 Coefficient C237(15:8) of DAC miniDSP (DAC buffer B) REGISTER NAME 91 (0x5B) 0000 0000 Coefficient C237(7:0) of DAC miniDSP (DAC buffer B) 92 (0x5C) 0000 0000 Coefficient C238(15:8) of DAC miniDSP (DAC buffer B) 93 (0x5D) 0000 0000 Coefficient C238(7:0) of DAC miniDSP (DAC buffer B) 94 (0x5E) 0000 0000 Coefficient C239(15:8) of DAC miniDSP (DAC buffer B) 95 (0x5F) 0000 0000 Coefficient C239(7:0) of DAC miniDSP (DAC buffer B) 96 (0x60) 0000 0000 Coefficient C240(15:8) of DAC miniDSP (DAC buffer B) 97 (0x61) 0000 0000 Coefficient C240(7:0) of DAC miniDSP (DAC buffer B) Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 145 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-180. Page-15 Registers (continued) REGISTER NUMBER RESET VALUE 98 (0x62) 0000 0000 Coefficient C241(15:8) of DAC miniDSP (DAC buffer B) 99 (0x63) 0000 0000 Coefficient C241(7:0) of DAC miniDSP (DAC buffer B) 100 (0x64) 0000 0000 Coefficient C242(15:8) of DAC miniDSP (DAC buffer B) 101 (0x65) 0000 0000 Coefficient C242(7:0) of DAC miniDSP (DAC buffer B) 102 (0x66) 0000 0000 Coefficient C243(15:8) of DAC miniDSP (DAC buffer B) 103 (0x67) 0000 0000 Coefficient C243(7:0) of DAC miniDSP (DAC buffer B) 104 (0x68) 0000 0000 Coefficient C244(15:8) of DAC miniDSP (DAC buffer B) REGISTER NAME 105 (0x69) 0000 0000 Coefficient C244(7:0) of DAC miniDSP (DAC buffer B) 106 (0x6A) 0000 0000 Coefficient C245(15:8) of DAC miniDSP (DAC buffer B) 107 (0x6B) 0000 0000 Coefficient C245(7:0) of DAC miniDSP (DAC buffer B) 108 (0x6C) 0000 0000 Coefficient C246(15:8) of DAC miniDSP (DAC buffer B) 109 (0x6D) 0000 0000 Coefficient C246(7:0) of DAC miniDSP (DAC buffer B) 110 (0x6E) 0000 0000 Coefficient C247(15:8) of DAC miniDSP (DAC buffer B) 111 (0x6F) 0000 0000 Coefficient C247(7:0) of DAC miniDSP (DAC buffer B) 112 (0x70) 0000 0000 Coefficient C248(15:8) of DAC miniDSP (DAC buffer B) 113 (0x71) 0000 0000 Coefficient C248(7:0) of DAC miniDSP (DAC buffer B) 114 (0x72) 0000 0000 Coefficient C249(15:8) of DAC miniDSP (DAC buffer B) 115 (0x73) 0000 0000 Coefficient C249(7:0) of DAC miniDSP (DAC buffer B) 116 (0x74) 0000 0000 Coefficient C250(15:8) of DAC miniDSP (DAC buffer B) 117 (0x75) 0000 0000 Coefficient C250(7:0) of DAC miniDSP (DAC buffer B) 118 (0x76) 0000 0000 Coefficient C251(15:8) of DAC miniDSP (DAC buffer B) 119 (0x77) 0000 0000 Coefficient C251(7:0) of DAC miniDSP (DAC buffer B) 120 (0x78) 0000 0000 Coefficient C252(15:8) of DAC miniDSP (DAC buffer B) 121 (0x79) 0000 0000 Coefficient C252(7:0) of DAC miniDSP (DAC buffer B) 122 (0x7A) 0000 0000 Coefficient C253(15:8) of DAC miniDSP (DAC buffer B) 123 (0x7B) 0000 0000 Coefficient C253(7:0) of DAC miniDSP (DAC buffer B) 124 (0x7C) 0000 0000 Coefficient C254(15:8) of DAC miniDSP (DAC buffer B) 125 (0x7D) 0000 0000 Coefficient C254(7:0) of DAC miniDSP (DAC buffer B) 126 (0x7E) 0000 0000 Coefficient C255(15:8) of DAC miniDSP (DAC buffer B) 127 (0x7F) 0000 0000 Coefficient C255(7:0) of DAC miniDSP (DAC buffer B) 7.4.2.14 Control Registers, Page 32: ADC DSP Engine Instruction RAM (0:31) Table 7-181. Page 32 / Register 0 (0x00): Page Control Register BIT D7–D0 READ/ WRITE R/W RESET VALUE 0000 0000 DESCRIPTION 0000 0000: 0000 0001: ... 1111 1110: 1111 1111: Page 0 selected Page 1 selected Page 254 selected Page 255 selected Table 7-182. Page 32 / Register 1 (0x01): Reserved BIT D7–D0 146 READ/ WRITE R/W RESET VALUE XXXX XXXX DESCRIPTION Reserved. Write only the default value to this register Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Table 7-183. Page 32 / Register 2 (0x02): Inst_0(19:16) BIT D7–D4 D3–D0 READ/ WRITE R/W R/W RESET VALUE XXXX XXXX READ/ WRITE R/W RESET VALUE XXXX XXXX READ/ WRITE R/W RESET VALUE XXXX XXXX DESCRIPTION Reserved Instruction Inst_0(19:16) of ADC miniDSP Table 7-184. Page 32 / Register 3 (0x03) : Inst_0(15:8) BIT D7–D0 DESCRIPTION Instruction Inst_0(15:8) of ADC miniDSP Table 7-185. Page 32 / Register 4 (0x04): Inst_0(7:0) BIT D7–D0 DESCRIPTION Instruction Inst_0(7:0) of ADC miniDSP 7.4.2.14.1 Page 32 / Register 5 (0x05) Through Page 32 / Register 97 (0x61) The remaining unreserved registers on page 32 are arranged in groups of three, with each group containing the bits of one instruction. The arrangement is the same as that of registers 2–4 for Instruction 0. Registers 5–7, 8–10, 11–13, ..., 95–97 contain instructions 1, 2, 3, ..., 31, respectively. Table 7-186. Page 32 / Register 98 (0x62) Through Page 32 / Register 127 (0x7F): Reserved BIT D7–D0 READ/ WRITE R/W RESET VALUE XXXX XXXX DESCRIPTION Reserved. Write only the default value to this register 7.4.2.15 Control Registers, Pages 33–43: ADC DSP Engine Instruction RAM (32:63) Through (352:383) The structuring of the registers within pages 33–43 is identical to that of page 32. Only the instruction numbers differ. The range of instructions within each page is listed in the following table. Page Instructions 33 32 to 63 34 64 to 95 35 96 to 127 36 128 to 159 37 160 to 191 38 192 to 223 39 224 to 255 40 256 to 287 41 288 to 319 42 320 to 351 43 352 to 383 7.4.2.16 Control Registers, Page 64: DAC DSP Engine Instruction RAM (0:31) Table 7-187. Page 64 / Register 0 (0x00): Page Control Register BIT D7–D0 READ/ WRITE R/W RESET VALUE 0000 0000 DESCRIPTION 0000 0000: 0000 0001: ... 1111 1110: 1111 1111: Page 0 selected Page 1 selected Page 254 selected Page 255 selected Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 147 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com Table 7-188. Page 64 / Register 1 (0x01): Reserved BIT D7–D0 READ/ WRITE R/W RESET VALUE XXXX XXXX READ/ WRITE R/W RESET VALUE XXXX READ/ WRITE R/W RESET VALUE XXXX XXXX DESCRIPTION Reserved. Write only the default value to this register Table 7-189. Page 64 / Register 2 (0x02): Inst_0(23:16) BIT D7–D0 DESCRIPTION Instruction Inst_0(23:16) of DAC miniDSP Table 7-190. Page 64 / Register 3 (0x03): Inst_0(15:8) BIT D7–D0 DESCRIPTION Instruction Inst_0(15:8) of DAC miniDSP Table 7-191. Page 64 / Register 4 (0x04): Inst_0(7:0) BIT D7–D0 READ/ WRITE R/W RESET VALUE XXXX XXXX DESCRIPTION Instruction Inst_0(7:0) of DAC miniDSP 7.4.2.16.1 Page 64 / Register 5 Through Page 64 / Register 97 The remaining unreserved registers on page 64 are arranged in groups of three, with each group containing the bits of one instruction. The arrangement is the same as that of registers 2 to 4 for Instruction 0. Registers 5 to 7, 8 to 10, 11 to 13, ..., 95 to 97 contain instructions 1, 2, 3, ..., 31, respectively. Table 7-192. Page 64 / Register 98 (0x62) Through Page 64 / Register 127 (0x7F): Reserved BIT D7–D0 148 READ/ WRITE R/W RESET VALUE XXXX XXXX DESCRIPTION Reserved. Write only the default value to these registers. Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 7.4.2.17 Control Registers, Pages 65 to 95: DAC DSP Engine Instruction RAM (32:63) Through (992:1023) The structuring of the registers within pages 65 to 95 is identical to that of page 64. Only the instruction numbers differ. The range of instructions within each page is listed in the following table. Page Instructions 65 32 to 63 66 64 to 95 67 96 to 127 68 128 to 159 69 160 to 191 70 192 to 223 71 224 to 255 72 256 to 287 73 288 to 319 74 320 to 351 75 352 to 383 76 384 to 415 77 416 to 447 78 448 to 479 79 480 to 511 80 512 to 543 81 544 to 575 82 576 to 607 83 608 to 639 84 640 to 671 85 672 to 703 86 704 to 735 87 736 to 767 88 768 to 799 89 800 to 831 90 832 to 863 91 864 to 895 92 896 to 927 93 928 to 959 94 960 to 991 95 992 to 1023 Detailed Description Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 149 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 8 Application and Implementation NOTE Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality. 8.1 Application Information This typical connection highlights the required external components and system level connections for proper operation of the device in several popular use cases. Each of these configurations can be realized using the Evaluation Modules (EVMs) for the device. These flexible modules allow full evaluation of the device in the most common modes of operation. Any design variation can be supported by TI through schematic and layout reviews. Visit http://e2e.ti.com for design assistance and join the audio amplifier discussion forum for additional information. 8.2 Typical Application +3.3VA SVDD 0.1 mF 22 mF 0.1 mF 22 mF 0.1 mF 0.1 mF 10 mF 10 mF 3.3 V SPKVDD SPKVDD SPKVSS SPKVSS HPVDD AVDD AVSS HPVSS 2.7 kW ´ 2 SPKP SPKP 8-W or 4-W Speaker SPKM SPKM SDA SCL 0.1 mF MIC1LM 2.2 kW GPIO1 0.1 mF TLV320AIC3120 MIC1LP MCLK VOL/MICDET DOUT 2.2 kW MICBIAS WCLK 0.1 mF DIN MIC1RP Mono Headset HOST PROCESSOR Differential Mic 47 mF BCLK HPOUT RESET DVDD DVSS +1.8VD 0.1 mF IOVDD IOVSS IOVDD 10 mF 0.1 mF 10 mF S0400-04 Copyright © 2016, Texas Instruments Incorporated Figure 8-1. Typical Circuit Configuration 150 Application and Implementation Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com 8.2.1 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 Design Requirements For this design example, use the parameters listed in Table 8-1 as the input parameters. Table 8-1. Design Parameters 8.2.2 DESIGN PARAMETER EXAMPLE VALUE AVDD 3.3 V DVDD 1.8 V HPVDD 3.3 V IOVDD 3.3 V Maximum MICBIAS current 4 mA SPKVDD 5V Power consumption (playback) 15.97 mW (PRB_P4, 48KHz, DOSR = 128, mono headphones) Detailed Design Procedure Using Figure 8-1 as a guide, integrate the hardware into the system. Following the recommended component placement, schematic layout and routing given in Section 10, integrate the device and its supporting components into the system PCB file. Determining sample rate and master clock frequency is required since powering up the device as all internal timing is derived from the master clock. Refer to Section 7.3.13 to get more information of how to configure correctly the required clocks for the device. As the TLV320AIC3120 is designed for low-power applications, when powered up, the device has several features powered down. A correct routing of the TLV320AIC3120 signals is achieved by a correct setting of the device registers, powering up the required stages of the device and configuring the internal switches to follow a desired route. For more information of the device configuration and programming, refer to the TLV320AIC3120's technical documents on ti.com. 8.2.3 Application Curves −10 3.5 HPVDD = 2.7 V CM = 1.35 V 3.0 Micbias = AVDD (3.3 V) −20 2.5 −30 −40 HPVDD = 3 V CM = 1.5 V −50 HPVDD = 3.3 V CM = 1.65 V −60 HPVDD = 3.6 V CM = 1.8 V −70 Micbias = 2.5 V 2.0 Micbias = 2 V 1.5 1.0 IOVDD = 3.3 V DVDD = 1.8 V Gain = 9 dB RL = 16 Ω −80 −90 −100 0.00 V − Voltage − V THD+N − Total Harmonic Distortion + Noise − dB 0 0.02 0.04 0.06 0.08 0.10 0.12 PO − Output Power − W 0.5 0.14 0.0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 I − Current − mA G025 Figure 8-2. Headphone Output Power G016 Figure 8-3. MICBIAS Application and Implementation Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 151 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 9 Power Supply Recommendations The TLV320AIC3120 has been designed to be extremely tolerant of power supply sequencing. However, in some rare cases, unexpected conditions and behaviors can be attributed to power supply sequencing. It is important to consider that the digital activity must be separated from the analog and speaker activity. In order to separate the power supplies, the recommended power sequence is: 1. Speaker supplies 2. Digital supplies 3. Analog supplies First, turn on the speaker supplies. Once they are stabilized, turn on the digital power supplies. Finally, once the digital power supplies are stabilized, the analog power supplies must be turned on. Also, TI recommends to add decoupling capacitors close to the power supplies pins (see Section 10 for details). These capacitors will ensure that the power pins will be stable. Additionally, undesired effects such pops will be avoided. 152 Power Supply Recommendations Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 TLV320AIC3120 www.ti.com SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 10 Layout 10.1 Layout Guidelines PCB design is made considering the application and the review is specific for each system requirements. However, general considerations can optimize the system performance. • The TLV320AIC3120 thermal pad must be connected to analog output driver ground using multiple VIAS to minimize impedance between the device and ground. • Analog and digital grounds must be separated to prevent possible digital noise form affecting the analog performance of the board. • The TLV320AIC3120 requires the decoupling capacitors to be placed as close as possible to the device power supply terminals. 10.2 Layout Example Figure 10-1. Example PCB Layout Layout Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 153 TLV320AIC3120 SLAS653C – FEBRUARY 2010 – REVISED FEBRUARY 2017 www.ti.com 11 Device and Documentation Support 11.1 Receiving Notification of Documentation Updates To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document. 11.2 Community Resources The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use. TI E2E™ Online Community The TI engineer-to-engineer (E2E) community was created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers. Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support. 11.3 Trademarks PurePath, E2E are trademarks of Texas Instruments. MATLAB is a trademark of The MathWorks, Inc. All other trademarks are the property of their respective owners. 11.4 Electrostatic Discharge Caution This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. 11.5 Glossary TI Glossary This glossary lists and explains terms, acronyms, and definitions. 12 Mechanical Packaging and Orderable Information 12.1 Packaging Information The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation. 154 Mechanical Packaging and Orderable Information Copyright © 2010–2017, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLV320AIC3120 PACKAGE OPTION ADDENDUM www.ti.com 10-Dec-2020 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking (3) (4/5) (6) TLV320AIC3120IRHBR ACTIVE VQFN RHB 32 3000 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 AIC3120 TLV320AIC3120IRHBT ACTIVE VQFN RHB 32 250 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 AIC3120 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of