0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
TPS65262-1RHBT

TPS65262-1RHBT

  • 厂商:

    BURR-BROWN(德州仪器)

  • 封装:

    VQFN32_EP

  • 描述:

    Linear And Switching Voltage Regulator IC 5 Output Step-Down (Buck) Synchronous (3), Linear (LDO) (2...

  • 数据手册
  • 价格&库存
TPS65262-1RHBT 数据手册
Product Folder Sample & Buy Support & Community Tools & Software Technical Documents TPS65262-1 SLVSCN5A – JUNE 2014 – REVISED OCTOBER 2014 TPS65262-1, 4.5- to 18-V Input Voltage, 3-A/1-A/1-A Output Current Triple Synchronous Step-Down Converter With Dual Adjustable 350-mA/150-mA LDOs 1 Features 3 Description • • • • • The TPS65262-1 is a monolithic, triple-synchronous step-down (buck) converter with 3-A/1-A/1-A output current. A wide 4.5- to 18-V input supply voltage range encompasses the most intermediate bus voltage operating off 5-V, 9-V, 12-V, or 15-V power bus. The converter, with constant frequency peak current mode, is designed to simplify its application while giving designers options to optimize the system according to targeted applications. The device operates at 600-kHz fixed switching frequency. The loop compensations for buck 2 and buck3 have been integrated for less external components. The 180° out-of-phase operation between buck1 and buck2, buck3 (buck2 and buck3 run in phase) minimizes the input filter requirements. At light load, the device automatically operates in pulse skipping mode (PSM) which provides high efficiency by reducing switching losses. 1 • • • • • • • • Operating Input Voltage Range: 4.5 to 18 V Feedback Reference Voltage: 0.6 V ±1% Maximum Continuous Output Current: 3 A/1 A/1 A Fixed 600-kHz Switching Frequency Integrated Dual LDOs With: – Input Voltage Range: 1.3 to 5.5 V – Continuous Output Current: 350 mA/150 mA Programmable Soft-Start Time for Buck1 Fixed 1-ms Soft-Start Time for Buck2 and Buck3 Internal Loop Compensation for Buck2 and Buck3 Dedicated Enable Pins for Each Buck Automatic Power-Up and Power-Down Sequence Pulse Skipping Mode (PSM) at Light Load Output Voltage Power-Good Indicator Thermal Overloading Protection 2 Applications • • • • • • DTV Set-Top Boxes Home Gateway and Access Point Networks Wireless Routers Surveillance POS Machine Two low dropout voltage linear regulators (LDOs) are built in TPS65262-1 with input voltage range of 1.3 to 5.5 V, continuous output current 350/150 mA, independent enable, and adjustable output voltage. The TPS65262-1 features an automatic power sequence with driving MODE pin to high and configuring EN1, EN2, and EN3 pins. The device features protection for overvoltage, overcurrent, short-circuit, and overtemperature. A power good pin asserts when any buck output voltages are out of regulation. Device Information(1) PART NUMBER TPS65262-1 PACKAGE VQFN (32) BODY SIZE (NOM) 5.00 mm × 5.00 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. 4 Typical Application Efficiency vs Output Load Vin 100% Vout1 VINx LX1 90% 80% PGOOD FB1 ENx 70% Vout2 SS1 LX2 TPS65262-1 LDO1 LDO2 LVIN1 LOUT1 LFB1 LEN1 FB2 60% 50% 40% 30% Vout3 LX3 LVIN2 LOUT2 LFB2 LEN2 20% VIN = 12 V VOUT = 3.3 V 10% FB3 AGND Efficiency (%) MODE PGND 0% 0.01 0.10 Output Load (A) 1.00 C001 1 An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA. TPS65262-1 SLVSCN5A – JUNE 2014 – REVISED OCTOBER 2014 www.ti.com Table of Contents 1 2 3 4 5 6 7 8 9 Features .................................................................. Applications ........................................................... Description ............................................................. Typical Application ................................................ Revision History..................................................... Device Comparison Table..................................... Pin Configuration and Functions ......................... Specifications......................................................... 1 1 1 1 2 3 4 6 8.1 8.2 8.3 8.4 8.5 8.6 6 6 6 6 7 9 Absolute Maximum Ratings ...................................... Handling Ratings....................................................... Recommended Operating Conditions....................... Thermal Information .................................................. Electrical Characteristics........................................... Typical Characteristics .............................................. Detailed Description ............................................ 13 9.1 Overview ................................................................. 13 9.2 Functional Block Diagram ....................................... 14 9.3 Feature Description................................................. 14 9.4 Device Functional Modes........................................ 21 10 Application and Implementation........................ 23 10.1 Application Information.......................................... 23 10.2 Typical Application ............................................... 23 11 Power Supply Recommendations ..................... 33 12 Layout................................................................... 33 12.1 Layout Guidelines ................................................. 33 12.2 Layout Example .................................................... 34 13 Device and Documentation Support ................. 35 13.1 Trademarks ........................................................... 35 13.2 Electrostatic Discharge Caution ............................ 35 13.3 Glossary ................................................................ 35 14 Mechanical, Packaging, and Orderable Information ........................................................... 35 5 Revision History Changes from Original (June 2014) to Revision A • 2 Page Changed device status to production data ............................................................................................................................ 1 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated Product Folder Links: TPS65262-1 TPS65262-1 www.ti.com SLVSCN5A – JUNE 2014 – REVISED OCTOBER 2014 6 Device Comparison Table PART NUMBER DESCRIPTION COMMENTS TPS65261/-1 4.5 to 18 V, triple buck with input voltage power failure indicator Triple buck 3-A/2-A/2-A output current, features an open-drain RESET signal to monitor input power failure, automatic power sequencing TPS65262 4.5 to 18 V, triple buck with dual adjustable LDOs Triple buck 3-A/1-A/1-A output current, automatic power sequencing. Dual LDOs 200 mA/100 mA TPS65263 4.5 to 18 V, triple buck with I2C interface Triple buck 3-A/2-A/2-A output current, I2C controlled dynamic voltage scaling (DVS) TPS65287 4.5 to 18 V, triple buck with power switch and push button control Triple buck 3-A/2-A/2-A output current, up to 2.1-A USB power with overcurrent setting by external resistor, push-button control for intelligent system power-on and power-off operation TPS65288 4.5 to 18 V, triple buck with dual power switches Triple buck 3-A/2-A/2-A output current, two USB power switches current limiting at typical 1.2 A (0.8, 1.0, 1.4, 1.6, 1.8, 2.0, and 2.2 A available with manufacture trim options) Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated Product Folder Links: TPS65262-1 3 TPS65262-1 SLVSCN5A – JUNE 2014 – REVISED OCTOBER 2014 www.ti.com 7 Pin Configuration and Functions EN1 FB1 SS1 COMP1 V7V AGND FB3 EN3 RHB Package 32 Pins (Top View) 24 23 22 21 20 19 18 17 BST1 25 16 BST3 LX1 26 15 LX3 PGND1 27 14 PGND3 VIN1 28 13 VIN3 Thermal Pad PGND2 LOUT1 31 10 LX2 LVIN1 32 9 2 3 4 LEN2 1 5 6 7 8 EN2 11 FB2 30 MODE LFB1 PGOOD VIN2 LFB2 12 LOUT2 29 LVIN2 LEN1 BST2 (There is no electric signal down bonded to thermal pad inside IC. Exposed thermal pad must be soldered to PCB for optimal thermal performance.) Pin Functions PIN NAME DESCRIPTION NO. LVIN2 1 Input power supply for LDO2. Connect LVIN2 pin as close as possible to the (+) terminal of an input ceramic capacitor (suggest 1 µF). LOUT2 2 LDO2 output. Connect LOUT2 pin as close as possible to the (+) terminal of an output ceramic capacitor (suggest 1 µF). LFB2 3 Feedback Kelvin sensing pin for LDO2 output voltage. Connect this pin to LDO2 resistor divider. LEN2 4 Enable for LDO2. Float to enable. PGOOD 5 An open-drain output, asserts low if the output voltage of any buck is beyond regulation range due to thermal shutdown, overcurrent, undervoltage, or ENx shut down. MODE 6 When high, an automatic power-up or power-down sequence is provided according to the states of EN1, EN2, and EN3 pins. FB2 7 Feedback Kelvin sensing pin for buck2 output voltage. Connect this pin to buck2 resistor divider. EN2 8 Enable for buck2. Float to enable. Can use this pin to adjust the input undervoltage lockout of buck2 with a resistor divider. BST2 9 Boot-strapped supply to the high-side floating gate driver in buck2. Connect a capacitor (recommend 47 nF) from BST2 pin to LX2 pin. LX2 10 Switching node connection to the inductor and bootstrap capacitor for buck2. The voltage swing at this pin is from a diode voltage below the ground up to VIN2 voltage. 4 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated Product Folder Links: TPS65262-1 TPS65262-1 www.ti.com SLVSCN5A – JUNE 2014 – REVISED OCTOBER 2014 Pin Functions (continued) PIN NAME DESCRIPTION NO. PGND2 11 Power ground connection of buck2. Connect PGND2 pin as close as possible to the (–) terminal of VIN2 input ceramic capacitor. VIN2 12 Input power supply for buck2. Connect VIN2 pin as close as possible to the (+) terminal of an input ceramic capacitor (suggest 10 µF). VIN3 13 Input power supply for buck3. Connect VIN3 pin as close as possible to the (+) terminal of an input ceramic capacitor (suggest 10 µF). PGND3 14 Power ground connection of buck3. Connect PGND3 pin as close as possible to the (–) terminal of VIN3 input ceramic capacitor. LX3 15 Switching node connection to the inductor and bootstrap capacitor for buck3. The voltage swing at this pin is from a diode voltage below the ground up to VIN3 voltage. BST3 16 Boot-strapped supply to the high-side floating gate driver in buck3. Connect a capacitor (recommend 47 nF) from BST3 pin to LX3 pin. EN3 17 Enable for buck3. Float to enable. Can use this pin to adjust the input undervoltage lockout of buck3 with a resistor divider. FB3 18 Feedback Kelvin sensing pin for buck3 output voltage. Connect this pin to buck3 resistor divider. AGND 19 Analog ground common to buck controllers and other analog circuits. It must be routed separately from high-current power grounds to the (–) terminal of the bypass capacitor of input voltage VIN. V7V 20 Internal LDO for gate driver and internal controller. Connect a 1-µF capacitor from the pin to power ground. COMP1 21 Error amplifier output and loop compensation pin for buck1. Connect a series resistor and capacitor to compensate the control loop of buck1 with peak current PWM mode. SS1 22 Soft-start and tracking input for buck1. An internal 5-µA pullup current source is connected to this pin. The soft-start time can be programmed by connecting a capacitor between this pin and ground. FB1 23 Feedback Kelvin sensing pin for buck1 output voltage. Connect this pin to buck1 resistor divider. EN1 24 Enable for buck1. Float to enable. Can use this pin to adjust the input undervoltage lockout of buck1 with a resistor divider. BST1 25 Boot-strapped supply to the high side floating gate driver in buck1. Connect a capacitor (recommend 47 nF) from BST1 pin to LX1 pin. LX1 26 Switching node connection to the inductor and bootstrap capacitor for buck1. The voltage swing at this pin is from a diode voltage below the ground up to VIN1 voltage. PGND1 27 Power ground connection of Buck1. Connect PGND1 pin as close as possible to the (–) terminal of VIN1 input ceramic capacitor. VIN1 28 Input power supply for buck1. Connect VIN1 pin as close as possible to the (+) terminal of an input ceramic capacitor (suggest 10 µF). LEN1 29 Enable for LDO1. Float to enable. LFB1 30 Feedback Kelvin sensing pin for LDO1 output voltage. Connect this pin to LDO1 resistor divider. LOUT1 31 LDO1 output. Connect LOUT1 pin as close as possible to the (+) terminal of an output ceramic capacitor (suggest 1 µF). LVIN1 32 Input power supply for LDO1. Connect LVIN1 pin as close as possible to the (+) terminal of an input ceramic capacitor (suggest 1 µF). PAD — There is no electric signal down bonded to thermal pad inside IC. Exposed thermal pad must be soldered to PCB for optimal thermal performance. Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated Product Folder Links: TPS65262-1 5 TPS65262-1 SLVSCN5A – JUNE 2014 – REVISED OCTOBER 2014 www.ti.com 8 Specifications 8.1 Absolute Maximum Ratings over operating free-air temperature (unless otherwise noted) (1) VIN1, VIN2, VIN3 LX1, LX2, LX3 (maximum withstand voltage transient
TPS65262-1RHBT 价格&库存

很抱歉,暂时无法提供与“TPS65262-1RHBT”相匹配的价格&库存,您可以联系我们找货

免费人工找货
TPS65262-1RHBT
  •  国内价格 香港价格
  • 250+25.23623250+3.05470
  • 500+22.64434500+2.74097
  • 1250+19.097591250+2.31165
  • 2500+18.142722500+2.19607

库存:0

TPS65262-1RHBT
  •  国内价格
  • 1+29.00772
  • 10+25.47720
  • 30+23.32260
  • 100+21.51576

库存:0