Product
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
Reference
Design
TPS7A30
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
TPS7A30 –35-V, –200-mA, Ultralow-Noise, Negative Linear Regulator
1 Features
3 Description
•
•
The TPS7A30 series of devices are negative, highvoltage (–35 V), ultralow-noise (15.1 μVRMS, 72-dB
PSRR) linear regulators that can source a maximum
load of 200 mA.
1
•
•
•
•
•
•
•
•
•
Input Voltage Range: –3 V to –35 V
Noise:
– 14 μVRMS (20 Hz to 20 kHz)
– 15.1 μVRMS (10 Hz to 100 kHz)
Power-Supply Ripple Rejection:
– 72 dB (120 Hz)
– ≥ 55 dB (10 Hz to 700 kHz)
Adjustable Output: –1.18 V to –33 V
Maximum Output Current: 200 mA
Dropout Voltage: 216 mV at 100 mA
Stable with Ceramic Capacitors ≥ 2.2 μF
CMOS Logic-Level-Compatible Enable Pin
Built-In, Fixed, Current Limit and Thermal
Shutdown Protection
Packages: 8-Pin HVSSOP PowerPAD™ and
3-mm × 3-mm VSON
Operating Temperature Range:
–40°C to 125°C
These linear regulators include a CMOS logic-levelcompatible enable pin and capacitor-programmable
soft-start function that allows for customized powermanagement schemes. Other features include built-in
current limit and thermal shutdown protection to
safeguard the device and system during fault
conditions.
The TPS7A30 family is designed using bipolar
technology, and is ideal for high-accuracy, highprecision instrumentation applications where clean
voltage rails are critical to maximize system
performance. This design makes the device an
excellent choice to power operational amplifiers,
analog-to-digital converters (ADCs), digital-to-analog
converters (DACs), and other high-performance
analog circuitry.
In addition, the TPS7A30 family of linear regulators is
suitable for post dc-dc converter regulation. By
filtering out the output voltage ripple inherent to dc-dc
switching conversion, maximum system performance
is provided in sensitive instrumentation, test and
measurement, audio, and RF applications.
2 Applications
•
•
•
•
•
•
•
•
Supply Rails for Operational Amplifiers, DACs,
ADCs, and Other High-Precision Analog Circuitry
Audio
Post DC-DC Converter Regulation and
Ripple Filtering
Test and Measurement
RX, TX, and PA Circuitry
Industrial Instrumentation
Base Stations and Telecom Infrastructure
–12-V and –24-V Industrial Buses
For applications that require positive and negative
high-performance rails, consider TI’s TPS7A49 family
of positive high-voltage, ultralow-noise linear
regulators.
Device Information(1)
PART NUMBER
TPS7A30
PACKAGE
BODY SIZE (NOM)
HVSSOP (8)
3.00 mm × 3.00 mm
VSON (8)
3.00 mm × 3.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Post DC-DC Converter Regulation for High-Performance Analog Circuitry
+18V
IN
OUT
+15V
TPS7A49
-18V
EN
GND
IN
OUT
-15V
TPS7A30
EN
GND
EVM
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS7A30
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
4
5
6.1
6.2
6.3
6.4
6.5
6.6
5
5
6
6
7
8
Absolute Maximum Ratings .....................................
ESD Ratings ............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
Parameter Measurement Information ................ 13
Detailed Description ............................................ 14
8.1
8.2
8.3
8.4
Overview .................................................................
Functional Block Diagram .......................................
Feature Description.................................................
Device Functional Modes........................................
14
14
15
16
9
Application and Implementation ........................ 17
9.1 Application Information............................................ 17
9.2 Typical Application .................................................. 20
9.3 Do's and Don’ts....................................................... 23
10 Power Supply Recommendations ..................... 23
11 Layout................................................................... 24
11.1
11.2
11.3
11.4
Layout Guidelines .................................................
Layout Examples...................................................
Thermal Considerations ........................................
Power Dissipation .................................................
24
24
26
26
12 Device and Documentation Support ................. 28
12.1
12.2
12.3
12.4
12.5
12.6
Device Support ....................................................
Documentation Support .......................................
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
28
28
28
28
28
29
13 Mechanical, Packaging, and Orderable
Information ........................................................... 29
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision C (April 2015) to Revision D
Page
•
Added DRB package to document ......................................................................................................................................... 1
•
Added TI Design ..................................................................................................................................................................... 1
•
Changed Packages Features bullet ...................................................................................................................................... 1
•
Added VSON row to Device Information table ...................................................................................................................... 1
•
Added DRB package to Pin Configuration and Functions section ......................................................................................... 4
•
Changed EN pin description in Pin Functions table: updated voltage symbols .................................................................... 4
•
Added DRB column to Thermal Information table.................................................................................................................. 6
•
Changed test conditions of last row in |IEN| parameter of Electrical Characteristics table ..................................................... 7
•
Changed title and y-axis of Figure 7 to Ground Current ........................................................................................................ 9
•
Changed y-axis of Figure 11 and Figure 12 to IQ .................................................................................................................. 9
•
Changed VEN value of disabled mode in Table 1 ................................................................................................................ 16
•
Changed first sentence of Application Information section .................................................................................................. 17
•
Added Table 2 and respective description to Adjustable Operation section ........................................................................ 17
•
Deleted third sentence from Capacitor Recommendations section .................................................................................... 17
•
Changed third paragraph of Power for Precision Analog section ....................................................................................... 19
•
Changed description of start-up time in Design Requirements section ............................................................................... 20
•
Changed Equation 3 ............................................................................................................................................................ 20
•
Changed Equation 8 ............................................................................................................................................................ 21
•
Changed fifth item in Do's and Don’ts section ..................................................................................................................... 23
•
Changed Figure 40 footnote ................................................................................................................................................ 25
•
Changed 35°C to 45°C in Thermal Considerations section ................................................................................................ 26
2
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
TPS7A30
www.ti.com
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
Changes from Revision B (December 2013) to Revision C
Page
•
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section .................................................................................................. 1
•
Changed document title ......................................................................................................................................................... 1
•
Changed Thermal Information table; updated values ........................................................................................................... 6
•
Deleted Dissipation Ratings table .......................................................................................................................................... 6
•
Changed condition statement for Electrical Characteristics table ......................................................................................... 7
•
Added footnote about measuring VREF to Electrical Characteristics table ............................................................................. 7
•
Added VFB parameter to Electrical Characteristics table ....................................................................................................... 7
•
Changed parametric symbol for current limit from ILIM to ICL ................................................................................................. 7
•
Changed CBYP notation to CFF throughout data sheet ........................................................................................................... 7
•
Changed condition statement for Typical Characteristics ..................................................................................................... 8
•
Changed Figure 14; changed notation for CBYP to CFF ........................................................................................................... 9
•
Changed Figure 16; changed notation for CBYP to CFF ........................................................................................................... 9
•
Changed Figure 18; changed notation for CBYP to CFF ........................................................................................................... 9
•
Changed Figure 32; changed CBYP to CFF ........................................................................................................................... 20
Changes from Revision A (March 2011) to Revision B
•
Page
Changed VREF parameter typical specification in Electrical Characteristics table .................................................................. 7
Changes from Original (August 2010) to Revision A
•
Page
Switched colors for 10mA and 200mA curves in Figure 10 ................................................................................................... 8
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
3
TPS7A30
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
www.ti.com
5 Pin Configuration and Functions
DGN Package
8-Pin HVSSOP PowerPAD
Top View
OUT
FB
NC
GND
1
2
3
4
8
7
6
5
DRB Package
VSON-8
Top View
IN
DNC
NR/SS
EN
OUT
1
8
IN
FB
2
7
DNC
NC
3
6
NR/SS
GND
4
5
EN
Pin Functions
PIN
NAME
NO.
I/O
DESCRIPTION
DNC
7
—
EN
5
I
This pin turns the regulator on or off. If VEN ≥ VEN(+HI, min) or VEN ≤ VEN(–HI, max), the regulator is
enabled. If VEN(+LO, max) ≥ VEN ≥ VEN(–LO, min), the regulator is disabled.
The EN pin can be connected to IN, if not used. |VEN| ≤ |VIN|.
FB
2
I
This pin is the feedback pin that sets the output voltage of the device.
GND
4
—
IN
8
I
NC
3
—
Not internally connected. This pin must either be left open or tied to GND.
NR/SS
6
—
Noise reduction pin. Connecting an external capacitor to this pin filters the noise generated by the
internal band gap. This capacitor allows RMS noise to be reduced to very low levels and also controls
the soft-start function.
OUT
1
O
Regulator output. A capacitor ≥ 2.2 µF must be tied from this pin to ground to ensure stability.
PowerPAD
—
—
Must either be left open or tied to GND.
Solder to printed-circuit-board (PCB) plane to enhance thermal performance.
4
Do not connect. Do not route this pin to any electrical net, not even GND or IN.
Ground
Input supply
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
TPS7A30
www.ti.com
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN
MAX
UNIT
–36
0.3
V
OUT pin to GND pin
–33
0.3
V
OUT pin to IN pin
–0.3
36
V
FB pin to GND pin
–2
0.3
V
FB pin to IN pin
–0.3
36
V
EN pin to IN pin
–0.3
36
V
EN pin to GND pin
–36
36
V
NR/SS pin to IN pin
IN pin to GND pin
Voltage
Current
Temperature
(1)
–0.3
36
V
NR/SS pin to GND pin
–2
0.3
V
Peak output
Internally limited
Operating virtual junction, TJ
–40
125
°C
Storage, Tstg
–65
150
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolutemaximum rated conditions for extended periods may affect device reliability.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001
(1)
Charged device model (CDM), per JEDEC specification JESD22-C101 (2)
±1500
±500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
5
TPS7A30
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
www.ti.com
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
VIN
Input supply voltage
VEN
Enable supply voltage
VOUT
NOM
MAX
UNIT
–35
–3
V
0
VIN
V
Output voltage
VREF
33
V
IOUT
Output current
0
200
mA
TJ
Operating junction temperature
–40
CIN
Input capacitor
2.2
10
µF
COUT
Output capacitor
2.2
10
µF
CNR
Noise reduction capacitor
0
10
nF
CFF
Feed-forward capacitor
0
10
R2
Lower feedback resistor
125
°C
nF
237
kΩ
6.4 Thermal Information
TPS7A30
THERMAL METRIC (1)
DGN
(HVSSOP PowerPAD)
DRB (VSON)
8 PINS
8 PINS
63.4
47.7
°C/W
UNIT
RθJA
Junction-to-ambient thermal resistance
RθJC(top)
Junction-to-case(top) thermal resistance
53
55.3
°C/W
RθJB
Junction-to-board thermal resistance
37.4
23.3
°C/W
ψJT
Junction-to-top characterization parameter
3.7
1.1
°C/W
ψJB
Junction-to-board characterization parameter
37.1
23.5
°C/W
RθJC(bot)
Junction-to-case(bottom) thermal resistance
13.5
7.0
°C/W
(1)
6
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
TPS7A30
www.ti.com
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
6.5 Electrical Characteristics (1)
At TJ = –40°C to 125°C, |VIN| = |VOUT(nom)| + 1 V or |VIN| = 3 V (whichever is greater), VEN = VIN, IOUT = 1 mA, CIN = 2.2 µF,
COUT = 2.2 µF, CNR/SS = 0 nF, and the FB pin tied to OUT, unless otherwise noted. Typical values are at TA = 25°C.
PARAMETER
VIN
TEST CONDITIONS
Input voltage
VREF
Internal reference
VFB
Feedback voltage
MIN
TYP
–35
(2)
TJ = 25°C, VNR/SS = VREF
–1.202
–1.179
MAX
UNIT
–3
V
–1.166
V
–1.176
V
Output voltage range (3)
|VIN| ≥ |VOUT(nom)| + 1 V
–33
VREF
Nominal accuracy
TJ = 25°C, |VIN| = |VOUT(nom)| + 0.5 V
–1.5
1.5
%VOUT
Overall accuracy
|VOUT(nom)| + 1 V ≤ |VIN| ≤ 35 V
1 mA ≤ IOUT ≤ 200 mA
–2.5
2.5
%VOUT
DVOUT(DVIN)
VOUT(NOM)
Line regulation
TJ = 25°C, |VOUT(nom)| + 1 V ≤ |VIN| ≤ 35 V
0.14
%VOUT
DVOUT(DIOUT)
VOUT(NOM)
Load regulation
TJ = 25°C, 1 mA ≤ IOUT ≤ 200 mA
0.04
%VOUT
VIN = 95% VOUT(nom), IOUT = 100 mA
216
VIN = 95% VOUT(nom), IOUT = 200 mA
325
600
mV
330
500
mA
55
100
μA
VOUT
|VDO|
Dropout voltage
ICL
Current limit
IGND
Ground current
|ISHDN|
Shutdown supply current
IFB
Feedback current (4)
|IEN|
Enable current
VOUT = 90% VOUT(nom)
220
IOUT = 0 mA
IOUT = 100 mA
V
mV
μA
950
VEN = 0.4 V
1
VEN = –0.4 V
3
μA
μA
1
3
14
100
nA
VEN = |VIN| = |VOUT(nom)| + 1 V
0.48
1
μA
VIN = VEN = –35 V
0.51
1
μA
1
μA
2
15
V
1.8
15
V
VIN = –21 V, VEN = 15 V
TJ = –40°C to 125°C
0.5
VEN(+HI)
Positive enable high-level voltage
VEN(+LO)
Positive enable low-level voltage
0
0.4
V
VEN(–HI)
Negative enable high-level voltage
VIN
–2
V
VEN(–LO)
Negative enable low-level voltage
–0.4
0
V
Vn
Output noise voltage
PSRR
Power-supply rejection ratio
TSD
Thermal shutdown temperature
TJ
Operating junction temperature
range
(1)
(2)
(3)
(4)
(5)
TJ = –40°C to 85°C
VIN = –3 V, VOUT(nom) = VREF, COUT = 10 μF,
CNR/SS = 10 nF, BW = 10 Hz to 100 kHz
15.1
μVRMS
VIN = –6.2 V, VOUT(nom) = –5 V, COUT = 10 μF,
CNR/SS = CFF (5) = 10 nF,
BW = 10 Hz to 100 kHz
17.5
μVRMS
VIN = –6.2 V, VOUT(nom) = –5 V, COUT = 10 μF,
CNR/SS = CFF (5) = 10 nF, f = 120 Hz
72
dB
Shutdown, temperature increasing
170
°C
Reset, temperature decreasing
150
°C
–40
125
°C
At operating conditions, VIN ≤ 0 V, VOUT(nom) ≤ VREF ≤ 0 V. At regulation, VIN ≤ VOUT(nom) – |VDO|. IOUT > 0 V flows from OUT to IN.
VREF is measured at the NR/SS pin.
To ensure stability at no load conditions, a current from the feedback resistive network equal to or greater than 5 μA is required.
IFB > 0 V flows into the device.
CFF refers to a feed-forward capacitor connected to the FB and OUT pins.
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
7
TPS7A30
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
www.ti.com
6.6 Typical Characteristics
At TJ = –40°C to 125°C, |VIN| = |VOUT(nom)| + 1 V or |VIN| = 3 V (whichever is greater), VEN = VIN, IOUT = 1 mA, CIN = 2.2 μF,
COUT = 2.2 μF, CNR/SS = 0 nF, and VOUT = VFB, unless otherwise noted. Typical values are at TA = 25°C.
-1.165
100
90
80
70
IFB (nA)
VFB (V)
-1.17
-1.175
+125°C
+105°C
+85°C
+25°C
-40°C
-1.18
60
50
40
30
20
10
-1.185
0
-40
-35
-30
-25
-20
VIN (V)
-15
-10
-5
0
-40 -25 -10
Figure 1. Feedback Voltage vs Input Voltage
20 35 50 65
Temperature (°C)
80
95
110 125
Figure 2. Feedback Current vs Temperature
2500
1200
0mA
10mA
50mA
100mA
200mA
2000
TJ = +25°C
1000
800
1500
IGND (mA)
IGND (mA)
5
1000
600
+125°C
+105°C
+85°C
+25°C
-40°C
400
500
200
IOUT = 100mA
0
0
-40
-35
-30
-25
-20
VIN (V)
-15
-10
-5
0
-40
Figure 3. Ground Current vs Input Voltage
-35
-30
-25
-20
VIN (V)
-15
-10
-5
0
Figure 4. Ground Current vs Input Voltage
2500
1000
+125°C
+25°C
-40°C
800
2000
600
IEN (nA)
IGND (mA)
400
1500
1000
+125°C
+105°C
+85°C
+25°C
-40°C
500
0
0
-200
-400
-600
-800
-1000
0
20
40
60
80 100 120 140 160 180 200
IOUT (mA)
Figure 5. Ground Current vs Output Current
8
200
-35
-25
-15
5
-5
VEN (V)
15
25
35
Figure 6. Enable Current vs Enable Voltage
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
TPS7A30
www.ti.com
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
Typical Characteristics (continued)
At TJ = –40°C to 125°C, |VIN| = |VOUT(nom)| + 1 V or |VIN| = 3 V (whichever is greater), VEN = VIN, IOUT = 1 mA, CIN = 2.2 μF,
COUT = 2.2 μF, CNR/SS = 0 nF, and VOUT = VFB, unless otherwise noted. Typical values are at TA = 25°C.
100
3.5
90
+125°C
+105°C
+85°C
+25°C
-40°C
3
2.5
70
60
ISHDN (mA)
Ground Current (mA)
80
50
40
+125°C
+105°C
+85°C
+25°C
-40°C
30
20
IOUT = 0mA
10
2
1.5
1
0.5
VEN = -0.4V
0
0
-40
-35
-30
-25
-20
VIN (V)
-15
-10
-5
0
-40
Figure 7. Ground Current vs Input Voltage
500
400
450
350
400
VDO (mV)
VDO (mV)
250
200
+125°C
+105°C
+85°C
+25°C
-40°C
50
-25
-20
VIN (V)
-15
-10
-5
0
10mA
50mA
100mA
200mA
350
300
100
-30
Figure 8. Shutdown Current vs Input Voltage
450
150
-35
300
250
200
150
100
50
0
0
0
20
40
60
80 100 120 140 160 180 200
IOUT (mA)
-40 -25 -10
Figure 9. Dropout Voltage vs Output Current
5
20 35 50 65
Temperature (°C)
80
95
110 125
Figure 10. Dropout Voltage vs Temperature
500
450
VOUT = 90% VOUT(NOM)
400
450
350
400
ICL (mA)
ICL (mA)
300
250
200
+125°C
+105°C
+85°C
+25°C
-40°C
150
100
50
300
250
200
0
-10
-9
-8
-7
-6
VIN (V)
-5
-4
350
-3
-40 -25 -10
Figure 11. Current Limit vs Input Voltage
5
20 35 50 65
Temperature (°C)
80
95
110 125
Figure 12. Current Limit vs Temperature
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
9
TPS7A30
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
www.ti.com
Typical Characteristics (continued)
At TJ = –40°C to 125°C, |VIN| = |VOUT(nom)| + 1 V or |VIN| = 3 V (whichever is greater), VEN = VIN, IOUT = 1 mA, CIN = 2.2 μF,
COUT = 2.2 μF, CNR/SS = 0 nF, and VOUT = VFB, unless otherwise noted. Typical values are at TA = 25°C.
90
2
ON
80
1
70
0.5
60
0
PSRR (dB)
VEN (V)
1.5
OFF
-0.5
-1
50
40
30
-1.5
20
ON
-2
5
-40 -25 -10
20 35 50 65
Temperature (°C)
80
95
10
110 125
1k
10k
100k
Frequency (Hz)
1M
10M
Figure 14. Power-Supply Rejection Ratio vs COUT
1
+125°C
+105°C
+85°C
+25°C
-40°C
0.4
0.2
80
0
-0.2
60
50
40
-0.4
30
-0.6
20
-0.8
-1
-40
-35
-30
-25
-20
VIN (V)
-15
-10
-5
CNR/SS = 10nF
70
PSRR (dB)
0.6
VOUT(NOM) (%)
100
COUT = 2.2mF
90
0.8
10
0
VOUT = -5V
VIN = -6.2V
IOUT = 200mA
COUT = 10mF
CFF = 0mF
10
Figure 15. Line Regulation
100
CNR/SS = 0nF
1k
10k
100k
Frequency (Hz)
1M
10M
Figure 16. Power-Supply Rejection Ratio vs CNR/SS
90
1
0.6
0.4
0.2
0
-0.2
80
CFF = 10nF
70
PSRR (dB)
+125°C
+105°C
+85°C
+25°C
-40°C
0.8
VOUT(NOM) (%)
VOUT = -5V
VIN = -6.2V
IOUT = 200mA
CNR/SS = 10nF
CFF = 0mF
10
Figure 13. Enable Threshold Voltage vs Temperature
60
50
40
-0.4
30
-0.6
20
-0.8
-1
0
20
40
60
80 100 120 140 160 180 200
IOUT (mA)
Figure 17. Load Regulation
10
COUT = 10mF
VOUT = -5V
VIN = -6.2V
IOUT = 200mA
CNR/SS = 10nF
COUT = 10mF
CFF = 0nF
10
10
100
1k
100k
10k
Frequency (Hz)
1M
10M
Figure 18. Power-Supply Rejection Ratio vs CFF
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
TPS7A30
www.ti.com
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
Typical Characteristics (continued)
VOUT = -1.2V
VIN = -3V
IOUT = 1mA
CIN = COUT = 2.2mF
CNR/SS = 0pF
VOUT
VOUT = -1.2V
VIN = -3V
IOUT = 1mA
CIN = COUT = 2.2mF
CNR/SS = 100pF
VOUT
1V/div
1V/div
At TJ = –40°C to 125°C, |VIN| = |VOUT(nom)| + 1 V or |VIN| = 3 V (whichever is greater), VEN = VIN, IOUT = 1 mA, CIN = 2.2 μF,
COUT = 2.2 μF, CNR/SS = 0 nF, and VOUT = VFB, unless otherwise noted. Typical values are at TA = 25°C.
VEN
VEN
Time (10ms/div)
Time (20ms/div)
Figure 20. Capacitor-Programmable Soft-Start
VOUT = -1.2V
VIN = -3V
IOUT = 1mA
CIN = COUT = 2.2mF
CNR/SS = 1nF
VOUT
VEN
VEN
Time (100ms/div)
Time (1ms/div)
Figure 21. Capacitor-Programmable Soft-Start
Figure 22. Capacitor-Programmable Soft-Start
VIN
VIN = -20V to -4.3V
IOUT = 200mA
COUT = 2.2mF
VIN = -4.3V to -20V
IOUT = 200mA
COUT = 2.2mF
5V/div
5V/div
VOUT = -1.2V
VIN = -3V
IOUT = 1mA
CIN = COUT = 2.2mF
CNR/SS = 10nF
VOUT
1V/div
1V/div
Figure 19. Capacitor-Programmable Soft-Start
20mV/div
20mV/div
VIN
VOUT
Time (10ms/div)
VOUT
Time (10ms/div)
Figure 23. Line Transient Response
Figure 24. Line Transient Response
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
11
TPS7A30
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
www.ti.com
Typical Characteristics (continued)
50mV/div
200mA/div
At TJ = –40°C to 125°C, |VIN| = |VOUT(nom)| + 1 V or |VIN| = 3 V (whichever is greater), VEN = VIN, IOUT = 1 mA, CIN = 2.2 μF,
COUT = 2.2 μF, CNR/SS = 0 nF, and VOUT = VFB, unless otherwise noted. Typical values are at TA = 25°C.
IOUT
VOUT
VIN = -3.0V
IOUT = 1mA to 200mA
COUT = 2.2mF
Time (100ms/div)
Figure 25. Load Transient Response
12
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
TPS7A30
www.ti.com
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
Output Spectral Noise Density (mV/ÖHz)
7 Parameter Measurement Information
10
VOUT = -1.2V
VIN = -3V
CNR/SS = 10nF
COUT = 10mF
1
RMS NOISE
IOUT
10Hz to 100kHz
100Hz to 100kHz
1mA
15.13
14.73
200mA
17.13
16.71
IOUT = 200mA
0.1
IOUT = 1mA
0.01
10
100
1k
Frequency (Hz)
10k
100k
Output Spectral Noise Density (mV/ÖHz)
Figure 26. Output Spectral Noise Density vs Output Current
10
CNR/SS = 0nF
1
VOUT = -1.2V
VIN = -3V
IOUT = 200mA
COUT = 10mF
RMS NOISE
CNR/SS
10Hz to 100kHz
100Hz to 100kHz
0nF
80.00
79.83
10nF
17.29
16.81
0.1
CNR/SS = 10nF
0.01
10
100
1k
Frequency (Hz)
10k
100k
Output Spectral Noise Density (mV/ÖHz)
Figure 27. Output Spectral Noise Density vs CNR/SS
10
VOUT(NOM) = -5V
1
0.1
IOUT = 1mA
CNR/SS = 10nF
CBYP = 10nF
COUT = 10mF
RMS NOISE
VOUT(NOM)
10Hz to 100kHz
100Hz to 100kHz
-5V
17.50
15.04
-1.2V
15.13
14.73
VOUT(NOM) = -1.2V
0.01
10
100
1k
Frequency (Hz)
10k
100k
Figure 28. Output Spectral Noise Density vs VOUT(nom)
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
13
TPS7A30
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
www.ti.com
8 Detailed Description
8.1 Overview
The TPS7A30 family of devices are wide VIN, low-noise, 150-mA linear regulators (LDOs). These devices feature
an enable pin, programmable soft-start, current limiting, and thermal protection circuitry that allow the device to
be used in a wide variety of applications. As bipolar-based devices, the TPS7A30 devices are ideal for highaccuracy, high-precision applications at higher voltages.
8.2 Functional Block Diagram
GND
EN
Enable
FB
Bandgap
NR/SS
Antisaturation
OUT
Error
Amp
Pass
Device
Thermal
Shutdown
Current
Limit
IN
14
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
TPS7A30
www.ti.com
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
8.3 Feature Description
8.3.1 Internal Current Limit
The fixed internal current limit of the TPS7A30 family helps protect the regulator during fault conditions. The
maximum amount of current the device can source is the current limit (330 mA, typical), and is largely
independent of the output voltage. For reliable operation, do not operate the device in current limit for extended
periods of time.
8.3.2 Programmable Soft-Start
The NR/SS capacitor also functions as a soft-start capacitor to slow down the rise time of the output. The rise
time of the output when using an NR/SS capacitor is governed by Equation 1. In Equation 1, tSS is the soft-start
time in milliseconds and CNR/SS is the capacitance at the NR pin in nanofarads. Figure 29 shows the relationship
between the CNR/SS size and the start-up time without a CFF.
tSS (ms) = 0.9 ´ CNR/SS (nF)
(1)
Time (ms)
10
1
0.1
0.1
1
CNR/SS (nF)
10
Figure 29. Soft-Start Time vs CNR/SS
8.3.3 Enable Pin Operation
The TPS7A30 provides a dual-polarity enable pin (EN) that turns on the regulator when |VEN| > 2 V, whether the
voltage is positive or negative, as shown in Figure 30.
This functionality allows for different system power management topologies:
• Connecting the EN pin directly to a negative voltage (such as VIN).
• Connecting the EN pin directly to a positive voltage, such as the output of digital logic circuitry.
VOUT
VEN
VIN
Time (20ms/div)
Figure 30. Enable Pin Positive and Negative Threshold
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
15
TPS7A30
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
www.ti.com
8.4 Device Functional Modes
8.4.1 Normal Operation
The device regulates to the nominal output voltage under the following conditions:
• The input voltage is at least as high as the |VIN(min)|.
• The input voltage magnitude is greater than the nominal output voltage magnitude added to the dropout
voltage.
• |VEN| > |V(HI)|.
• The output current is less than the current limit.
• The device junction temperature is less than the maximum specified junction temperature.
8.4.2 Dropout Operation
If the input voltage magnitude is lower than the nominal output voltage magnitude plus the specified dropout
voltage magnitude, but all other conditions are met for normal operation, the device operates in dropout mode. In
this mode of operation, the output voltage magnitude is the same as the input voltage magnitude minus the
dropout voltage magnitude. The transient performance of the device is significantly degraded because the pass
device (such as a bipolar junction transistor, or BJT) is in saturation and no longer controls the current through
the LDO. Line or load transients in dropout can result in large output voltage deviations.
8.4.3 Disabled
The device is disabled under the following conditions:
• |VEN| < |V(HI)|.
• The device junction temperature is greater than the thermal shutdown temperature.
Table 1 shows the conditions that lead to the different modes of operation.
Table 1. Device Functional Mode Comparison
OPERATING MODE
PARAMETER
VIN
VEN
IOUT
TJ
Normal mode
|VIN| > { |VOUT(nom)| + |VDO|, |VIN(min)| }
|VEN| > |V(HI)|
I OUT < ICL
T J < 125°C
Dropout mode
|VIN(min)| < |VIN| < |VOUT(nom)| + |VDO|
|VEN| > |V(HI)|
—
TJ < 125°C
Disabled mode
(any true condition disables the device)
—
|VEN| < |V(LO)|
—
TJ > 170°C
16
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
TPS7A30
www.ti.com
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
The TPS7A30 belongs to a family of linear regulators that use an innovative bipolar process to achieve ultralownoise. The TPS7A30 are bipolar-based devices and are therefore ideal for high-accuracy, high-performance
analog applications at higher voltages.
9.1.1 Adjustable Operation
The TPS7A3001 has an output voltage range of –1.174 V to –33 V. The nominal output voltage of the device is
set by two external resistors; see Figure 32.
R1 and R2 can be calculated for any output voltage range using the formula shown in Equation 2. To ensure
stability under no load conditions, this resistive network must provide a current equal to or greater than 5 μA.
|V
|
VOUT
R1 = R2
- 1 , where FB(nom) > 5mA
R2
VFB(nom)
(2)
If greater voltage accuracy is required, take into account the output voltage offset contributions resulting from the
feedback pin current and use 0.1% tolerance resistors. Table 2 shows the 1% resistor values for several different
standard output voltages.
Table 2. Standard 1% Resistor Values for Various Output Voltages
VOUT (V)
R1 (kΩ)
R2 (kΩ)
–2.5
11.3
10
–5
32.4
10
–12
93.1
10
–15
118
10
–18
143
10
9.1.2 Capacitor Recommendations
Use low-equivalent series resistance (ESR) capacitors for the input, output, noise reduction, and feed-forward
capacitors. Ceramic capacitors with X7R and X5R dielectrics are preferred. Ceramic X7R capacitors offer
improved overtemperature performance, whereas ceramic X5R capacitors are the most cost-effective and are
available in higher values.
NOTE
High-ESR capacitors can degrade PSRR.
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
17
TPS7A30
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
www.ti.com
9.1.2.1 Input and Output Capacitor Requirements
The TPS7A30 family of negative, high-voltage linear regulators achieve stability with a minimum input and output
capacitance of 2.2 μF; however, TI highly recommends using a 10-μF capacitor to maximize ac performance.
9.1.2.2 Noise-Reduction and Feed-Forward Capacitor Requirements
Although noise-reduction and feed-forward capacitors (CNR/SS and CFF, respectively) are not needed to achieve
stability, TI highly recommends using 10-nF capacitors to minimize noise and maximize ac performance.
For more information on CFF, refer to application report, Pros and Cons of Using a Feedforward Capacitor with a
Low-Dropout Regulator (SBVA042). This application report explains the advantages of using CFF (also known as
CBYP), and the problems that can occur when using this capacitor.
9.1.3 Maximum AC Performance
To maximize noise and PSRR performance, TI recommends including a 10-μF or higher input and output
capacitors, and 10-nF noise-reduction and bypass capacitors; see Figure 32. The solution illustrated in Figure 32
delivers minimum noise levels of 15.1 μVRMS and power-supply rejection levels above 55 dB from 10 Hz to
700 kHz; see Figure 18 and Figure 26.
9.1.4 Output Noise
The TPS7A30 provides low output noise when a noise-reduction capacitor (CNR/SS) is used.
The noise-reduction capacitor serves as a filter for the internal reference. By using a 10-nF noise reduction
capacitor, the output noise is reduced by approximately 80% (from 80 μVRMS to 17 μVRMS); see Figure 27.
The TPS7A30 low output voltage noise makes the device an ideal solution for powering noise-sensitive circuitry.
9.1.5 Power-Supply Rejection
The 10-nF noise-reduction capacitor greatly improves TPS7A30 power-supply rejection, achieving up to 20 dB of
additional power-supply rejection for frequencies between 110 Hz and 400 kHz.
Additionally, ac performance can be maximized by adding a 10-nF bypass capacitor (CFF) from the FB pin to the
OUT pin. This capacitor greatly improves power-supply rejection at lower frequencies, for the band from 10 Hz to
200 kHz; see Figure 18.
The very high power-supply rejection of the TPS7A30 makes the device a good choice for powering highperformance analog circuitry (such as operational amplifiers, ADCs, DACS, and audio amplifiers).
9.1.6 Transient Response
As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude
but increases duration of the transient response.
9.1.7 Post DC-DC Converter Filtering
Most of the time, the voltage rails available in a system do not match the voltage requirements for the system.
These rails must be stepped up or down, depending on specific voltage requirements.
DC-DC converters are the preferred solution to step up or down a voltage rail when current consumption is not
negligible. These converters offer high efficiency with minimum heat generation, but have one primary
disadvantage: these converters introduce a high-frequency component (and the associated harmonics) in
addition to the dc output signal.
This high-frequency component, if not filtered properly, degrades analog circuitry performance, reducing overall
system accuracy and precision.
The TPS7A30 offers a wide-bandwidth, very-high power-supply rejection ratio. This specification makes the
device ideal for post dc-dc converter filtering; see Figure 31. TI highly recommends using the maximum
performance schematic illustrated in Figure 32. Also, verify that the fundamental frequency (and its first
harmonic, if possible) is within the bandwidth of the regulator PSRR; see Figure 18.
18
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
TPS7A30
www.ti.com
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
+18V
IN
OUT
+15V
TPS7A49
-18V
EN
GND
IN
OUT
-15V
TPS7A30
EN
GND
EVM
Figure 31. Post DC-DC Converter Regulation to High-Performance Analog Circuitry
9.1.8 Audio Applications
Audio applications are extremely sensitive to any distortion and noise in the audio band from 20 Hz to 20 kHz.
This stringent requirement demands clean voltage rails to power critical high-performance audio systems.
The very-high power-supply rejection ratio (> 55 dB) and low noise at the audio band of the TPS7A30 maximize
performance for audio applications; see Figure 18.
9.1.9 Power for Precision Analog
One of the primary TPS7A30 applications is to provide ultralow noise voltage rails to high-performance analog
circuitry in order to maximize system accuracy and precision.
In conjunction with its positive counterpart, the TPS7A49xx family of positive high-voltage linear regulators, the
TPS7A30 family of negative high voltage linear regulators provides ultralow noise positive and negative voltage
rails to high-performance analog circuitry (such as operational amplifiers, ADCs, DACs, and audio amplifiers).
The low noise levels at high voltages, such as ±15 V, enables clean power rails for precision analog circuitry.
This characteristic allows for high-performance analog solutions to optimize the voltage range, thus maximizing
system accuracy.
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
19
TPS7A30
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
www.ti.com
9.2 Typical Application
VOUT
VIN
OUT
IN
CIN
10mF
EN
CFF
10nF
TPS7A3001
R1
FB
R2
CNR/SS
10nF
NR/SS
COUT
10mF
GND
Figure 32. Adjustable Operation for Maximum AC Performance
9.2.1 Design Requirements
The design goals are VIN = –3 V, VOUT = –1.2 V, and IOUT = 150 mA, maximum. The design must optimize
transient response and meet a start-up time of 14 ms. The input supply comes from a supply on the same
printed circuit board (PCB). The design circuit is shown in Figure 32.
The design space consists of CIN, COUT, CNR/SS, R1, and R2, at TA(max) = 75°C.
9.2.2 Detailed Design Procedure
The first step when designing with a linear regulator is to examine the maximum load current, along with the
input and output voltage requirements, to determine if the device thermal and dropout voltage requirements can
be met. At 150 mA, the input dropout voltage of the TPS7A30 family is a maximum of 600 mV overtemperature;
therefore, the dropout headroom of 1.8 V is sufficient for operation over both input and output voltage accuracy.
Dropout headroom is calculated as VIN – VOUT – VDO(max), and must be greater than 0 V for reliable operation.
VDO(max) is the maximum dropout allowed, given worst-case load conditions.
The maximum power dissipated in the linear regulator is the maximum voltage dropped across the pass element
from the input to the output, multiplied by the maximum load current. In this example, the maximum voltage drop
across in the pass element is |3 V – 1.2 V|, resulting in VIN – VOUT = 1.8 V. The power dissipated in the pass
element is calculated by taking this voltage drop multiplied by the maximum load current. For this example, the
maximum power dissipated in the linear regulator is 0.273 W, and is calculated as Equation 3:
PD = (VIN – VOUT) (IMAX) + (VIN) (IQ)
(3)
When the power dissipated in the linear regulator is known, the corresponding junction temperature rise can be
calculated. To calculate the junction temperature rise above ambient, the power dissipated must be multiplied by
the junction-to-ambient thermal resistance. This calculation gives the worst-case junction temperature; good
thermal design can significantly reduce this number. For thermal resistance information, refer to the Thermal
Information table. For this example, using the DGN package, the maximum junction temperature rise is
calculated to be 17.3°C. The maximum junction temperature rise is calculated by adding the junction temperature
rise to the maximum ambient temperature, which is 75°C for this example. For this example, calculate the
maximum junction temperature as 92.3°C. Keep in mind that the maximum junction temperate must be below
125°C for reliable device operation. Additional ground planes, added thermal vias, and air flow all help to lower
the maximum junction temperature.
Use the following equations to select the rest of the components:
To ensure stability under no-load conditions, the current through the resistor network must be greater than 5 µA,
as shown in Equation 4.
VFB
> 5mA ® R2 < 242.4 kW
R2
(4)
To set R2 = 100 kΩ for a standard 1% value resistor, calculate R1 as shown in Equation 5.
VOUT
1.2 V
R1 = R2
- 1 = 100 kW
- 1 = 2.04 kW
1.176 V
VREF(nom)
(5)
Use a standard, 1%, 2.05-kΩ resistor for R1.
20
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
TPS7A30
www.ti.com
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
Typical Application (continued)
Equation 6 calculates the start-up time, tSS.
tSS (ms) = 0.9 ´ CNR/SS = 14 ms
CSS = 15 nF
(6)
For the soft-start to dominate the start-up conditions, ideally place the start-up time as a result of the current limit
at two decades below the soft-start time (at 140 µs). COUT must be at least 2.2 µF for stability, as shown in
Equation 7 and Equation 8.
COUT
tSS(CL) = VOUT
ICL(max)
(7)
COUT(max) = tSS(CL)
ICL(min)
VOUT
= 140 ms ´
220 mA
= 15.4 mF
2V
(8)
For CIN, assume that the –3-V supply has some inductance and is placed several inches away from the PCB. For
this case, select a 2.2-µF ceramic input capacitor to ensure that the input impedance is negligible to the LDO
control loop and to keep the physical size and cost of the capacitor low; this component is a common-value
capacitor.
For better PSRR for this design, use a 10-µF input and output capacitor. To reduce the peaks from transients but
slow down the recovery time, increase the output capacitor size or add additional output capacitors.
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
21
TPS7A30
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
www.ti.com
Typical Application (continued)
VOUT = -1.2V
VIN = -3V
IOUT = 1mA
CIN = COUT = 2.2mF
CNR/SS = 1nF
VOUT
VEN
VEN
Time (100ms/div)
Time (1ms/div)
Figure 33. Capacitor-Programmable Soft-Start
Figure 34. Capacitor-Programmable Soft-Start
VIN
VIN = -20V to -4.3V
IOUT = 200mA
COUT = 2.2mF
VIN = -4.3V to -20V
IOUT = 200mA
COUT = 2.2mF
5V/div
5V/div
VOUT = -1.2V
VIN = -3V
IOUT = 1mA
CIN = COUT = 2.2mF
CNR/SS = 10nF
VOUT
1V/div
1V/div
9.2.3 Application Curves
20mV/div
20mV/div
VIN
VOUT
VOUT
Time (10ms/div)
Time (10ms/div)
50mV/div
200mA/div
Figure 35. Line Transient Response
Figure 36. Line Transient Response
IOUT
VOUT
VIN = -3.0V
IOUT = 1mA to 200mA
COUT = 2.2mF
Time (100ms/div)
Figure 37. Load Transient Response
22
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
TPS7A30
www.ti.com
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
9.3 Do's and Don’ts
Place at least one low-ESR, 2.2-μF capacitor as close as possible to both the IN and OUT pins of the regulator
to the GND pin.
Provide adequate thermal paths away from the device.
Do not place the input or output capacitor more than 10 mm away from the regulator.
Do not exceed the absolute maximum ratings.
Do not float the enable (EN) pin.
Do not resistively or inductively load the NR/SS pin.
10 Power Supply Recommendations
The input supply for the LDO must be within the recommended operating conditions (that is, between –3 V and
–35 V). The input voltage must provide adequate headroom in order for the device to have a regulated output. If
the input supply is noisy, additional input capacitors with low ESR can help improve the output noise
performance.
The input and output supplies must also be bypassed with at least a 2.2-μF capacitor located near the input and
output pins. There must be no other components located between these capacitors and the pins.
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
23
TPS7A30
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
www.ti.com
11 Layout
11.1 Layout Guidelines
Layout is a critical part of good power-supply design. There are several signal paths that conduct fast-changing
currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade
the power-supply performance. To help eliminate these problems, the IN pin must be bypassed to ground with a
low ESR ceramic bypass capacitor with an X5R or X7R dielectric.
The GND pin must be tied directly to the PowerPAD under the device. The PowerPAD must be connected to any
internal PCB ground planes using multiple vias directly under the device.
Equivalent series inductance (ESL) and equivalent series resistance (ESR) must be minimized to maximize
performance and ensure stability. Every capacitor (CIN, COUT, CNR/SS, and CFF) must be placed as close as
possible to the device and on the same side of the PCB as the regulator itself.
Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use
of vias and long traces is strongly discouraged because these circuits can negatively affect system performance,
and can even cause instability.
11.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance
To improve ac performance (such as PSRR, output noise, and transient response), TI recommends designing
the board with separate ground planes for VIN and VOUT, with each ground plane star-connected only at the GND
pin of the device. In addition, the ground connection for the bypass capacitor must connect directly to the GND
pin of the device.
11.2 Layout Examples
Figure 38. PCB Layout Example
24
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
TPS7A30
www.ti.com
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
U1 TPS7A30XXDGN
5
6
C4
7
8
Vin
J1
4
GND
EN
3
NR/SS
NC
DNC
FB
2
IN
PwPd
J1
1
OUT
C1
J7
R1
9
GND
J4
C2
C3
R3
Figure 39. PCB Layout Example Schematic
Input GND Plane
VOUT
CIN
Sense Line
COUT
OUT
1
FB
2
NC
3
GND
4
8
IN
Thermal
7
DNC
Pad
6
NR/SS
5
EN
R1
R2
VIN
CNR
Output GND Plane
NOTE: CIN and COUT are size 1206 capacitors, and CNR, R1, and R2 are size 0402.
Figure 40. PCB Layout Example
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
25
TPS7A30
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
www.ti.com
11.3 Thermal Considerations
Thermal protection disables the output when the junction temperature rises to approximately 170°C, allowing the
device to cool. When the junction temperature cools to approximately 150°C, the output circuitry is enabled.
Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can
cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of
overheating.
Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate
heatsink. For reliable operation, junction temperature must be limited to a maximum of 125°C. To estimate the
margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal
protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection must
trigger at least 45°C above the maximum expected ambient condition of any particular application. This
configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature
and worst-case load.
The internal protection circuitry of the TPS7A30 is designed to protect against overload conditions. This circuitry
is not intended to replace proper heatsinking. Continuously running the TPS7A30 into thermal shutdown
degrades device reliability.
11.4 Power Dissipation
The ability to remove heat from the die is different for each package type, presenting different considerations in
the PCB layout. The PCB area around the device that is free of other components moves the heat from the
device to the ambient air. Performance data or JEDEC low- and high-K boards are provided in the Thermal
Information table. Using heavier copper increases the effectiveness in removing heat from the device. The
addition of plated through-holes to heat dissipating layers also improves the heatsink effectiveness.
Power dissipation depends on input voltage and load conditions. Power dissipation (PD) can be approximated by
the product of the output current times the voltage drop across the output pass element, as shown in Equation 9.
PD = (VIN - VOUT) IOUT
(9)
26
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
TPS7A30
www.ti.com
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
Power Dissipation (continued)
Estimating the junction temperature can be done by using the thermal metrics ΨJT and ΨJB, as discussed in the
Thermal Information table. These metrics are a more accurate representation of the heat transfer characteristics
of the die and the package than RθJA. The junction temperature can be estimated with Equation 10.
YJT: TJ = TT + YJT · PD
YJB: TJ = TB + YJB · PD
where
•
•
•
PD is the power dissipation given by Equation 9,
TT is the temperature at the center-top of the device package, and
TB is the PCB temperature measured 1 mm away from the device package on the PCB surface.
(10)
NOTE
Both TT and TB can be measured on actual application boards using a thermo-gun (an
infrared thermometer).
For more information about measuring TT and TB, see the application note Using New Thermal Metrics
(SBVA025), available for download at www.ti.com.
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
27
TPS7A30
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
www.ti.com
12 Device and Documentation Support
12.1 Device Support
12.1.1 Development Support
12.1.1.1 Evaluation Modules
An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS7A30.
The TPS7A30-49EVM-567 evaluation module (and related user's guide) can be requested at the TI website
through the product folders or purchased directly from the TI eStore.
12.1.1.2 Spice Models
Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of
analog circuits and systems. A SPICE model for the TPS7A30 is available through the product folders under the
Tools & Software tab.
12.1.2 Device Nomenclature
Table 3. Ordering Information (1)
PRODUCT
TPS7A30xx yyy z
(1)
(2)
VOUT
XX is nominal output voltage (01 = Adjustable). (2)
YYY is package designator.
Z is package quantity.
For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the
device product folder on www.ti.com.
For fixed –1.2-V operation, tie FB to OUT.
12.2 Documentation Support
12.2.1 Related Documentation
For related documentation see the following:
• Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator, SBVA042.
• Using New Thermal Metrics, SBVA025
• TPS7A30-49EVM-567 Evaluation Module User's Guide, SLVU405
12.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
12.4 Trademarks
PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
12.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
28
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
TPS7A30
www.ti.com
SBVS125D – AUGUST 2010 – REVISED JUNE 2015
12.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS7A30
29
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
TPS7A3001DGNR
ACTIVE
HVSSOP
DGN
8
2500
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
PSZQ
TPS7A3001DGNT
ACTIVE
HVSSOP
DGN
8
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
PSZQ
TPS7A3001DRBR
ACTIVE
SON
DRB
8
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
PSZQ
TPS7A3001DRBT
ACTIVE
SON
DRB
8
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
PSZQ
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
