IRMCF143S
High Performance Position Servo
Control IC
Description
IRMCF143S is a high performance Flash based motion control IC designed primarily for position servo
applications based on an incremental encoder. IRMCF143S is designed to achieve low cost yet high performance
control solutions for advanced inverterized servo motor control. IRMCF143S contains two computation engines.
One is the Flexible Motion Control Engine (MCETM) for sinusoidal Field Oriented Control (FOC) of servo motors;
the other is an 8-bit high-speed microcontroller (8051). Both computation engines are integrated into one
monolithic chip. The MCETM contains a collection of control elements implemented in a dedicated computation
engine such as Proportional plus Integral, Vector rotator, Angle estimator, Multiply/Divide, and Low loss SVPWM.
The user can program a motion control algorithm by connecting these control elements using a graphic compiler.
A unique analog/digital circuit and algorithm to fully support two leg shunt current sensing is also provided. The
8051 microcontroller performs 2-cycle instruction execution (15MIPS at 30MHz 8051CLK). The MCE and 8051
microcontroller are connected via dual port RAM for signal monitoring and command input. An advanced graphic
compiler for the MCETM is seamlessly integrated into the MATLAB/Simulink environment, while third party JTAGbased emulator tools are supported for 8051 software development. IRMCF143S comes in a 64 pin QFP
package.
Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
MCETM (Flexible Motion Control Engine) Dedicated computation engine for high efficiency
sinusoidal FOC control
Built-in hardware peripheral for two shunt current
feedback reconstruction and analog circuits
Supports incremental encoder with Hall effect
position sensor initialization
24bit position counter
Position capture and compare
Pulse + Direction input
Brake control with gatekill input
Loss minimization Space Vector PWM
Three-channel analog outputs (PWM)
Embedded 8-bit high speed microcontroller (8051)
for flexible I/O and man-machine control
JTAG programming port for emulation/debugger
Serial communication interface (UART)
I2C/SPI serial interface
Three general purpose timers, one capture timer
Watchdog timer with independent internal clock
Internal 64 Kbyte flash memory
3.3V single supply
Product Summary
Maximum clock input (fcrystal)
Maximum Internal clock (SYSCLK)
Maximum 8051 clock (8051CLK)
MCETM computation data range
8051 Program Flash
8051/MCE Data RAM
MCE Program RAM
GateKill latency (digital filtered)
PWM carrier frequency
A/D input channels
A/D converter resolution
A/D converter conversion speed
Analog output (PWM) resolution
UART baud rate (typ)
Encoder interface
Number of digital I/O (max)
Package (lead free)
60MHz
120MHz
30MHz
16 bit signed
52KB
4KB
12KB
2 μsec
20 bits/ SYSCLK
8
12 bits
2 μsec
8 bits
57.6K bps
6
22
QFP64
Ordering Information
Orderable Part Number
Package Type
IRMCF143STR
IRMCF143STY
1
www.irf.com
Standard Pack
Form
Quantity
LQFP64
Tape and Reel
1500
LQFP64
Tray
1600
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
Table of Contents
1
2
3
4
Overview ..............................................................................................................................5
Pinout ...................................................................................................................................6
IRMCF143S Block Diagram and Main Functions ..............................................................7
Application connection and Pin function..........................................................................8
4.1 8051 Peripheral Interface Group ....................................................................................................9
4.2 Motion Peripheral Interface Group ..............................................................................................10
4.3 Analog Interface Group ................................................................................................................10
4.4 Power Interface Group .................................................................................................................11
4.5 Test Interface Group .....................................................................................................................11
4.6 Incremental Encoder/Hall sensor Group ......................................................................................11
5 DC Characteristics ............................................................................................................ 12
5.1 Absolute Maximum Ratings .........................................................................................................12
5.2 System Clock Frequency and Power Consumption .....................................................................12
5.3 Digital I/O DC Characteristics .....................................................................................................13
5.4 Analog I/O DC Characteristics.....................................................................................................14
5.5 Under Voltage Lockout DC characteristics..................................................................................15
5.6 Itrip comparator DC characteristics .............................................................................................15
5.7 CMEXT and AREF Characteristics .............................................................................................15
6 AC Characteristics ............................................................................................................ 16
6.1 Digital PLL AC Characteristics ...................................................................................................16
6.2 Analog to Digital Converter AC Characteristics ..........................................................................17
6.3 Op amp AC Characteristics ..........................................................................................................18
6.4 SYNC to SVPWM and A/D Conversion AC Timing ..................................................................19
6.5 GATEKILL to SVPWM AC Timing ...........................................................................................20
6.6 Itrip AC Timing ............................................................................................................................20
6.7 Interrupt AC Timing .....................................................................................................................21
6.8 I2C AC Timing .............................................................................................................................22
6.9 SPI AC Timing .............................................................................................................................23
SPI Write AC timing ....................................................................................................................23
SPI Read AC Timing ....................................................................................................................24
6.10 UART AC Timing ........................................................................................................................25
6.11 CAPTURE Input AC Timing .......................................................................................................26
6.12 JTAG AC Timing .........................................................................................................................27
7 I/O Structure ...................................................................................................................... 28
8 Pin List ............................................................................................................................... 31
9 Package Dimensions ........................................................................................................ 33
10 Part Marking Information .................................................................................................. 34
11 Qualification Information .................................................................................................. 34
2
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
List of Tables
Table 1. Absolute Maximum Ratings .................................................................................................. 12
Table 2. System Clock Frequency ...................................................................................................... 12
Table 3. Digital I/O DC Characteristics ............................................................................................... 13
Table 5. Analog I/O DC Characteristics.............................................................................................. 14
Table 6. UVcc DC Characteristics ....................................................................................................... 15
Table 7. Itrip DC Characteristics .......................................................................................................... 15
Table 8. CMEXT and AREF DC Characteristics ............................................................................... 15
Table 9. PLL AC Characteristics.......................................................................................................... 16
Table 10 . A/D Converter AC Characteristics .................................................................................... 17
Table 11 Current Sensing OP Amp AC Characteristics .................................................................. 18
Table 12. SYNC AC Characteristics ................................................................................................... 19
Table 13. GATEKILL to SVPWM AC Timing ..................................................................................... 20
Table 14. Itrip AC Timing ...................................................................................................................... 20
Table 15. Interrupt AC Timing .............................................................................................................. 21
Table 16. I2C AC Timing ....................................................................................................................... 22
Table 17. SPI Write AC Timing ............................................................................................................ 23
Table 18. SPI Read AC Timing ............................................................................................................ 24
Table 19. UART AC Timing .................................................................................................................. 25
Table 20. CAPTURE AC Timing .......................................................................................................... 26
Table 21. JTAG AC Timing ................................................................................................................... 27
Table 22. Pin List.................................................................................................................................... 32
3
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
List of Figures
Figure 1. Typical Application Block Diagram Using IRMCF143S ..................................................... 5
Figure 2. Pinout of IRMCF143S ............................................................................................................. 6
Figure 3. IRMCF143S Block Diagram................................................................................................... 7
Figure 4. IRMCF143S Application Diagram ......................................................................................... 8
Figure 5. Crystal circuit example ......................................................................................................... 16
Figure 6. Voltage droop and S/H hold time ........................................................................................ 17
Figure 7. Op amp output capacitor ...................................................................................................... 18
Figure 8. SYNC timing ........................................................................................................................... 19
Figure 9. Gatekill timing......................................................................................................................... 20
Figure 10. ITRIP timing ......................................................................................................................... 20
Figure 11. Interrupt timing ..................................................................................................................... 21
Figure 12. I2C Timing ............................................................................................................................. 22
Figure 13. SPI write timing.................................................................................................................... 23
Figure 14. SPI read timing .................................................................................................................... 24
Figure 15. UART timing ......................................................................................................................... 25
Figure 16. CAPTURE timing................................................................................................................. 26
Figure 17. JTAG timing ......................................................................................................................... 27
Figure 18. PWMUL/PWMUH/PWMVL/PWMVH/PWMWL/PWMWH/BRAKE output .................. 28
Figure 19. All digital I/O except PWM/BRAKE output ...................................................................... 28
Figure 20. RESET, GATEKILL I/O ...................................................................................................... 28
Figure 21. Analog input ......................................................................................................................... 29
Figure 22. Analog operational amplifier output and AREF I/O structure ...................................... 29
Figure 23. VSS,AVSS pin I/O structure .............................................................................................. 29
Figure 24. VDD1,VDDCAP pin I/O structure ..................................................................................... 30
Figure 25. XTAL0/XTAL1 pins structure ............................................................................................. 30
4
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
1 Overview
IRMCF143S is a new generation International Rectifier integrated circuit device primarily designed as a one-chip
solution for complete inverter controlled position servo motor control applications. Unlike a traditional
microcontroller or DSP, the IRMCK401 provides a built-in encoder interface and associated Field Oriented
Control algorithm using the unique Flexible Motion Control Engine (MCETM) for a permanent magnet motor. It
contains a flexible 24bit position counter, and separate position capture/compare unit to facilitate indexing
function. The MCETM consists of a collection of control elements, motion peripherals, a dedicated motion control
sequencer and dual port RAM to map internal signal nodes. IRMCK401 also employs additional PWM unit to
control a brake IGBT. Motion control programming is achieved using a dedicated graphical compiler integrated
into the MATLAB/SimulinkTM development environment. Sequencing, user interface, host communication, and
upper layer control tasks can be implemented in the 8051 high-speed 8-bit microcontroller. The 8051
microcontroller is equipped with a JTAG port to facilitate emulation and debugging tools. Figure 1 shows a typical
application schematic using the IRMCF143S.
IRMCF143S contains 64K bytes of Flash program memory and comes in a 64-pin QFP package.
Host
communication
Galvanic
isolation
Passive
EMI
Filter
6
7
Motor
(PMSM)
IRS2630D
IRMCF143S
Power
Supply
3.3V
Optional
EEPROM
Digial I/O
Analog Input
Encoder
2
17
6
opto isolation
opto isolation
Figure 1. Typical Application Block Diagram Using IRMCF143S
5
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
PWMUH
P1.5
BRAKE
GATEKILL
BRAKEGK
TMS/P5.2
P3.0/CS1
TDI/P5.1
TDO
RESET
TCK
P1.2/TXD
P1.1/RXD
HALL-1/P3.4/T0
HALL-2/P3.5/T1
HALL-3/P3.3/INT1
2 Pinout
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
XTAL0
1
48
PWMVH
XTAL1
2
47
P3.6
P1.0/PULSE/T2/MT1
3
46
P2.1
SCL/SDI-SDO
4
45
P3.7
SDA/CS0
5
44
PWMWH
P1.3/SYNC/SCK
6
43
PWMUL
P1.4/ENC-A
7
42
PWMVL
P1.6/ENC-B
8
41
PWMWL
P1.7/ENC-Z
9
40
P3.1/AO2/MT3
VDD1
10
39
VSS
VSS
11
38
VDD1
IRMCF143S
(Top View)
VDDCAP
12
37
VDDCAP
P2.0/DIR/NMI
13
36
AVSS
P3.2/INT0
14
35
IFBVO
P2.2/CAP
15
34
IFBV+
P2.3/MATCH
16
33
IFBV-
AREF
IFBUO
CMEXT
IFBU-
IFBU+
AIN4
AIN3
AIN2
AIN1
OP1+
VDCBUS
OP1-
OP1O
P2.7/AO1/MT2
P2.6/AO0
P2.5/INT2
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
Figure 2. Pinout of IRMCF143S
6
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
3 IRMCF143S Block Diagram and Main Functions
Capture
Timer
Counnter0,1,2
Watchdog
Timer
Host
Interface
TXD
RXD
Program
Flash
64kB
8bit
CPU
Core
Local
RAM
2kbyte
PORT 3
From Hall
Brake GK
Dual Port
RAM
2kbyte
Motion
Control
Modules
MCE
Program
RAM
12kbyte
IFBU
Leg current
sensing
IFBV
U Phase
V Phase
OP1
Interrupt
Control
8bit (8051)
microcontroller
From Encoder
3
Brake IGBT
PORT 2
Digital
I/Os
GATEKILL
Break
I2C
PORT 1
To IGBT
gate drive
3
Encoder
Interface
UART
SCL
SDA
6
Low Loss
SVPWM
Motion Control Bus
Speed
command
Mini-Motion
Control
Engine
(MiniMCE)
D/A
(PWM)
8bit uP Address/data bus
2
Monitoring
VBUS
A/D
MUX
S/H
AIN1
Analog
Input
AIN2
AIN3
AIN4
Emulator
Debugger
4
JTAG
Motion Control
Sequencer
2
Resonator
(4MHz)
Freq
Synthesizer
30MHz
120MHz
Figure 3. IRMCF143S Block Diagram
IRMCF143S contains the following functions for AC motor control applications:
Motion Control Engine (MCETM)
• FOC (complete Field Oriented Control)
• Proportional plus Integral block
• Low pass filter
• Differentiator and lag (high pass filter)
• Ramp
• Limit
• Angle estimate (sensorless control)
• Inverse Clark transformation
• Vector rotator
• Bit latch
• Peak detect
• Transition
• Multiply-divide (signed and unsigned)
• Adder
• Divide (signed and unsigned)
7
www.irf.com
•
•
•
•
•
•
•
•
•
•
•
Subtractor
Comparator
Counter
Accumulator
Switch
Shift
ATAN (arc tangent)
Function block (any curve fitting, nonlinear
function)
16 bit wide Logic operations (AND, OR,
XOR, NOT, NEGATE)
MCETM program memory and dual port RAM
(6K byte)
MCETM control sequence
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
8051 microcontroller
• Two 16 bit timer/counters
• One 16 bit periodic timer
• One 16 bit watchdog timer
• One 16 bit capture timer
• Up to 24 discrete digital I/Os
• 8-channel 12 bit A/D (0 – 1.2V input)
o Three buffered channels, two use
for current sensing
o Five unbuffered channels
•
•
JTAG port (4 pins)
Up to three channels of analog output (8 bit
PWM)
UART
I2C/SPI port
64K byte Flash memory
2K byte data RAM
•
•
•
•
4 Application connection and Pin function
System
Clock
XTAL0
XTAL1
4MHz
Crystal
P1.2/TXD
P1.1/RXD
Host Microcontroller
(UART)
SDA
Other Communication
(I2C)
SCL
Frequency
Synthesizer
PWMUH
UART
Motion
Control
Modules
I2C/SPI
Dual
Port
Memory
&
MCE
Memory
(6kB)
3.3V
P1.0/PULIN//T2/MT1
P1.3/SYNC
PORT1
P1.5
P2.0/PULDIR/NMI
P2.1
P2.2/CAP
P2.3/QINDEX
P2.5/INT2
Digital I/O
Control
P3.0/CS1
P3.2/INT0
P3.6
P3.7
Low Loss
Space
Vector
PWM
System
clock
PWMUL
PWMVH
PWMVL
PWMWH
PWMWL
GATEKILL
BRAKE
Break
BRAKEGK
Encoder
Interface
Encoder
Motion
Control
Sequencer
HVIC
Gate Drive
IRS2630D
0.6V
PORT2
IFBU+
S/H
IFBUIFBUO
0.6V
IFBV+
PORT3
Timers
S/H
IFBVIFBVO
Watchdog
Timer
P2.6/AOPWM0
PWM0
Local
RAM
2kByte
P2.7/AOPWM1
PWM1
Analog Output
P3.1/AOPWM2
12bit
A/D
&
MUX
OP1+
OP1-
Temperature
feedback
OP1O
5
Motor
VBUS, AIN1/2/3/4
(0-1.2V)
PWM2
AREF
Encoder
CMEXT
TCLK
JTAG Control
(Flash
programming
& Emulation)
TDI
TSM
TDO
RESET
AVDD
Program
RAM
(32kByte)
JTAG
Interface
8051
CPU
VDD1
VSS
Optional External
Voltage Reference
(0.6V)
RESET
System
Reset
3.3V
AVSS
IRMCF143S
3.3V
1.8V
Voltage
Regulator
VDDCAP
1.8V
Figure 4. IRMCF143S Application Diagram
8
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
4.1
8051 Peripheral Interface Group
UART Interface
P1.2/TXD
P1.1/RXD
Output, Transmit data from IRMCF143S
Input, Receive data to IRMCF143S
Discrete I/O Interface
P1.0/PULSE/T2/MT1 Input/output port 1.0, can be configured as Timer/Counter 2 input or MCE pin timer
1 output, allocated by MCE as Pulse Input
P1.1/RXD
Input/output port 1.1, can be configured as RXD input
P1.2/TXD
Input/output port 1.2, can be configured as TXD output
P1.3/SYNC/SCK
Input/output port 1.3, can be configured as SYNC output or SPI clock output
P1.4/ENC-A
Input/output port 1.4, allocated by MCE as Encoder-A input
P1.5
Input/output port 1.5
P1.6/ENC-B
Input/output port 1.6, allocated by MCE as Encoder-B input
P1.7/ENC-Z
Input/output port 1.7, allocated by MCE as Encoder-Z input
P2.0/DIR/NMI
Input/output port 2.0, can be configured as non-maskable interrupt input, allocated
by MCE as Direction Input
P2.1
Input/output port 2.1
P2.2/CAP
Input/output port 2.2, can be configured as capture timer input
P2.3/MATCH
Input/output port 2.3, can be configured as MATCH output
P2.5/INT2
Input/output port 2.5, can be configured as INT2 input
P2.6/AO0
Input/output port 2.6, can be configured as AO0 output
P2.7/AO1/MT2
Input/output port 2.7, can be configured as AO1 output or MCE pin timer 2 output
P3.0/CS1
Input/output port 3.0, can be configured as SPI chip select 1
P3.1/AO2/MT3
Input/output port 3.1, can be configured as AO2 output or MCE pin timer 3 output
P3.2/INT0
Input/output port 3.2, can be configured as INT0 input
P3.3/HALL-3/INT1
Input/output port 3.3, can be configured as INT1 input, allocated by MCE as Hall-3
input
P3.4/HALL-1/T0
Input/output port 3.4, can be configured as Timer 0 input, allocated by MCE as Hall1 input
P3.5/HALL-2/T1
Input/output port 3.5, can be configured as Timer 1 input, allocated by MCE as Hall2 input
P3.6
Input/output port 3.6
P3.7
Input/output port 3.7
P5.1/TDI
Input port 5.1, configured as JTAG port by default
P5.2/TMS
Input port 5.2, configured as JTAG port by default
Analog Output Interface
P2.6/AO0
Input/output, can be configured as 8-bit PWM output 0 with programmable carrier
frequency
P2.7/AO1
Input/output, can be configured as 8-bit PWM output 1 with programmable carrier
frequency
P3.1/AO2
Input/output, can be configured as 8-bit PWM output 2 with programmable carrier
frequency
Crystal Interface
XTAL0
XTAL1
Input, connected to crystal
Output, connected to crystal
Reset Interface
RESET
Input and Output, system reset, doesn’t require external RC time constant
2
I C Interface
SCL/SO-SI
SDA/CS0
Output, I2C clock output, or SPI data
Input/output, I2C Data line or SPI chip select 0
9
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
I2C/SPI Interface
SCL/SO-SI
SDA/CS0
P1.3/SYNC/SCK
P3.0/CS1
4.2
Motion Peripheral Interface Group
PWM
PWMUH
PWMUL
PWMVH
PWMVL
PWMWH
PWMWL
BRAKE
Fault
GATEKILL
BRAKEGK
4.3
Output, I2C clock output, or SPI data
Input/output, I2C data line or SPI chip select 0
Input/output port 1.3, can be configured as SYNC output or SPI clock output
Input/output port 3.0, can be configured as SPI chip select 1
Output, PWM phase U high side gate signal, internally pulled down by 58kΩ,
configured high true at a power up
Output, PWM phase U low side gate signal, internally pulled down by 58kΩ,
configured high true at a power up
Output, PWM phase V high side gate signal, internally pulled down by 58kΩ,
configured high true at a power up
Output, PWM phase V low side gate signal, internally pulled down by 58kΩ,
configured high true at a power up
Output, PWM phase W high side gate signal, internally pulled down by 58kΩ,
configured high true at a power up
Output, PWM phase W low side gate signal, internally pulled down by 58kΩ,
configured high true at a power up
Output, BRAKE output signal, internally pulled up by 70kΩ, configured low true at a
power up
Input, upon assertion this negates all six PWM signals, active low, internally pulled
up by 70kΩ
Input, upon assertion, this negates BRAKE signal, active low, internally pulled up by
70kΩ
Analog Interface Group
AVSS
AREF
CMEXT
Analog power return, (analog internal 1.8V power is shared with VDDCAP)
0.6V buffered output
Unbuffered 0.6V, input to the AREF buffer, capacitor needs to be connected.
OP1+
OP1OP1O
Input, Operational amplifier positive input for application sensing
Input, Operational amplifier negative input for application sensing
Output, Operational amplifier output for application sensing
IFBU+
IFBUIFBUO
Input, Operational amplifier positive input for U phase current sensing
Input, Operational amplifier negative input for U phase current sensing
Output, Operational amplifier output for U phase current sensing
IFBV+
IFBVIFBVO
Input, Operational amplifier positive input for V phase current sensing
Input, Operational amplifier negative input for V phase current sensing
Output, Operational amplifier output for V phase current sensing
VDCBUS
AIN1
Input, Analog input channel (0 – 1.2V), allocated for DC bus voltage input
Input, Analog input channel 1 (0 – 1.2V), allocated by MCE as speed input, needs to
be pulled down to AVSS if unused
Input, Analog input channel 2 (0 – 1.2V), allocated by MCE as torque input, needs to
be pulled down to AVSS if unused
AIN2
10
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
AIN3
Input, Analog input channel 3 (0 – 1.2V), needs to be pulled down to AVSS if
unused
Input, Analog input channel 4 (0 – 1.2V), needs to be pulled down to AVSS if
unused
AIN4
4.4
Power Interface Group
VDD1
VDDCAP
VSS
4.5
Test Interface Group
P5.2/TMS
TDO
P5.1/TDI
TCK
4.6
Digital power (3.3V)
Internal 1.8V output, requires capacitors to the pin. Shared with analog power pad
internally
Note: The internal 1.8V supply is not designed to power any external circuits or
devices. Only capacitors should be connected to this pin.
Digital common
JTAG test mode input or input digital port
JTAG data output
JTAG data input, or input digital port
JTAG test clock
Incremental Encoder/Hall sensor Group
P1.4/ENC-A
P1.6/ENC-B
P1.7/ENC-Z
P3.3/HALL-3/INT1
P3.4/HALL-1/T0
P3.5/HALL-2/T1
11
www.irf.com
Incremental Encoder A input
Incremental Encoder B input
Incremental Encoder Z input
Hall sensor 3 input
Hall sensor 1 input
Hall sensor 2 input
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
5 DC Characteristics
5.1
Absolute Maximum Ratings
Symbol
VDD1
VIA
VID
TA
TS
Parameter
Supply Voltage
Analog Input Voltage
Digital Input Voltage
Ambient Temperature
Storage Temperature
Min
Typ
Max
-0.3 V
3.6 V
-0.3 V
1.98 V
-0.3 V
6.0 V
-40 ˚C
85 ˚C
-65 ˚C
150 ˚C
Table 1. Absolute Maximum Ratings
Condition
Respect to VSS
Respect to AVSS
Respect to VSS
Caution: Stresses beyond those listed in “Absolute Maximum Ratings” may cause permanent damage to the
device. These are stress ratings only and function of the device at these or any other conditions beyond those
indicated in the operational sections of the specifications are not implied.
5.2
System Clock Frequency and Power Consumption
CAREF = 1nF, CMEXT= 100nF. VDD1=3.3V, Unless specified, Ta = 25˚C.
Symbol
Parameter
Min
Typ
Max
SYSCLK
System Clock
32
120
PD
Power consumption
1001)
Table 2. System Clock Frequency
Unit
MHz
mW
Note 1) The value is based on the condition of MCE clock=100MHz, 8051 clock 20MHz with a actual motor
running by a typical MCE application program and 8051 code.
12
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
5.3
Digital I/O DC Characteristics
Symbol
VDD1
VIL
VIH
CIN
IL
IOL1(2)
IOH1(2)
IOL2(3)
IOH2(3)
Parameter
Supply Voltage
Input Low Voltage
Input High Voltage
Input capacitance
Input leakage current
Low level output current
Min
3.0 V
-0.3 V
2.0 V
-
Typ
3.3 V
-
Condition
Recommended
Recommended
Recommended
8.9 mA
3.6 pF
±10 nA
13.2 mA
Max
3.6 V
0.8 V
3.6 V
±1 μA
15.2 mA
High level output
current
Low level output current
12.4 mA
24.8 mA
38 mA
VOH = 2.4 V
17.9 mA
26.3 mA
33.4 mA
VOL = 0.4 V
High level output
current
24.6 mA
49.5 mA
81 mA
VOH = 2.4 V
(1)
VO = 3.3 V or 0 V
VOL = 0.4 V
(1)
(1)
(1)
(1)
Table 3. Digital I/O DC Characteristics
Note:
(1) Data guaranteed by design.
(2) Applied to SCL/SO-SI, SDA/CS0 pins.
(3) Applied to all digital I/O pins except SCL/SO-SI and SDA/CS0 pins.
13
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
5.4
Analog I/O DC Characteristics
- OP amps for application sensing (OP1+, OP1-, OP1O, OP2+, OP2-, OP2O, OP3+, OP3-, OP3O)
CAREF = 1nF, CMEXT= 100nF. VDD1=3.3V, Unless specified, Ta = 25˚C.
Symbol
Parameter
Min
Typ
VOFFSET
Input Offset Voltage
VI
Input Voltage Range
0V
VOUTSW
OP amp output
50 mV
(1)
operating range
CIN
Input capacitance
3.6 pF
RFDBK
OP amp feedback
5 kΩ
resistor
OP GAINCL
CMRR
ISRC
ISNK
Max
26 mV
1.2 V
1.2 V
Condition
VAVDD = 1.8 V
Recommended
VAVDD = 1.8 V
20 kΩ
(1)
Operating Close loop
80 db
Gain
Common Mode
80 db
Rejection Ratio
Op amp output source
1 mA
current
Op amp output sink
100 μA
current
Table 4. Analog I/O DC Characteristics
Requested
between IFBO and
IFB(1)
(1)
VOUT = 0.6 V
(1)
VOUT = 0.6 V
(1)
Note:
(1) Data guaranteed by design.
14
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
5.5
Under Voltage Lockout DC characteristics
Unless specified, Ta = 25˚C.
Symbol
Parameter
UVCC+
UVcc positive going
Threshold
UVCCUVcc negative going
Threshold
UVCCH
UVcc Hysteresys
Min
2.78 V
Typ
3.04 V
Max
3.23 V
2.78 V
2.97 V
3.23 V
73 mV
Table 5. UVcc DC Characteristics
Condition
(1)
(1)
Note:
(1) Data guaranteed by design.
5.6
Itrip comparator DC characteristics
Unless specified, VDD1=3.3V, Ta = 25˚C.
Symbol
Parameter
Min
Typ
Max
Itrip+
Itrip positive going
1.22V
Threshold
ItripItrip negative going
1.10V
Threshold
ItripH
Itrip Hysteresys
120mV
Table 6. Itrip DC Characteristics
5.7
Condition
VDD1 = 3.3 V
VDD1 = 3.3 V
CMEXT and AREF Characteristics
CAREF = 1nF, CMEXT= 100nF. Unless specified, Ta = 25˚C.
Symbol
Parameter
Min
Typ
Max
VCM
CMEXT voltage
495 mV
600 mV
700 mV
VAREF
Buffer Output Voltage
495 mV
600 mV
700 mV
Load regulation (VDC-0.6)
1 mV
∆Vo
PSRR
Power Supply Rejection Ratio
75 db
Table 7. CMEXT and AREF DC Characteristics
Note:
(1) Data guaranteed by design.
15
www.irf.com
Condition
VVDD1 = 3.3 V
VVDD1 = 3.3 V
(1)
(1)
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
6 AC Characteristics
6.1
Digital PLL AC Characteristics
Symbol
FCLKIN
FPLL
FLWPW
JS
D
TLOCK
Parameter
Crystal input
frequency
Internal clock
frequency
Sleep mode output
frequency
Short time jitter
Duty cycle
PLL lock time
Min
3.2 MHz
Typ
4 MHz
Max
60 MHz
Condition
(1)
(see figure below)
32 MHz
50 MHz
128 MHz
(1)
FCLKIN ÷ 256
-
-
(1)
200 psec
50 %
500 μsec
Table 8. PLL AC Characteristics
(1)
(1)
(1)
Note:
(1) Data guaranteed by design.
R1=1MΩ
R2=1KΩ
Xtal
C1=15PF
C2=15PF
Figure 5. Crystal circuit example
16
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
6.2
Analog to Digital Converter AC Characteristics
Unless specified, Ta = 25˚C.
Symbol
Parameter
TCONV
Conversion time
THOLD
Sample/Hold maximum
hold time
Min
-
Typ
-
Max
2.05 μsec
10 μsec
Condition
(1)
Voltage droop ≤ 15
LSB
(see figure below)
Table 9 . A/D Converter AC Characteristics
Note:
(1) Data guaranteed by design.
Input Voltage
Voltage droop
S/H Voltage
tSAMPLE
THOLD
Figure 6. Voltage droop and S/H hold time
17
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
6.3
Op amp AC Characteristics
Unless specified, Ta = 25˚C.
Symbol
Parameter
OPSR
OP amp slew rate
OPIMP
TSET
OP input impedance
Settling time
Min
-
Typ
10 V/μsec
Max
-
-
108 Ω
400 ns
-
Condition
VDD1 = 3.3 V, CL
= 33 pF (1)
(1) (2)
VDD1 = 3.3 V, CL
= 33 pF (1)
Table 10 Current Sensing OP Amp AC Characteristics
Note:
(1) Data guaranteed by design.
(2) To guarantee stability of the operational amplifier, it is recommended to load the output pin by a
capacitor of 47pF, see Figure 7.
AVREF
External
components
47pF
Figure 7. Op amp output capacitor
18
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
6.4
SYNC to SVPWM and A/D Conversion AC Timing
twSYNC
SYNC
tdSYNC1
IU,IV,IW
tdSYNC2
AINx
tdSYNC3
PWMUx,PWMVx,PWMWx
Figure 8. SYNC timing
Unless specified, Ta = 25˚C.
Symbol
Parameter
Min
Typ
Max
twSYNC
SYNC pulse width
32
tdSYNC1
SYNC to current feedback
100
conversion time
tdSYNC2
SYNC to AIN0-AIN4 analog
200
input conversion time
tdSYNC3
SYNC to PWM output delay
2
time
Table 11. SYNC AC Characteristics
Unit
SYSCLK
SYSCLK
SYSCLK
(1)
SYSCLK
Note:
(1) AIN3, AIN4 and OP1O channels are converted once every 3 SYNC events
19
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
6.5
GATEKILL to SVPWM AC Timing
twGK
GATEKILL
tdGK
PWMUx,PWMVx,PWMWx
Figure 9. Gatekill timing
Unless specified, Ta = 25˚C.
Symbol
Parameter
Min
Typ
Max
twGK
GATEKILL pulse width
32
tdGK
GATEKILL to PWM
100
output delay
Table 12. GATEKILL to SVPWM AC Timing
6.6
Unit
SYSCLK
SYSCLK
Itrip AC Timing
Itrip
tItrip
PWMUH,PWMUL,
PWMVH,PWMVH,
PWMWH,PWMWL
Figure 10. ITRIP timing
Unless specified, Ta = 25˚C.
Symbol
Parameter
tITRIP
Itrip propagation delay
20
www.irf.com
Min
Typ
Max
100(sysclk)+1.0usec
Table 13. Itrip AC Timing
Unit
SYSCLK+usec
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
6.7
Interrupt AC Timing
twINT
P3.2/INT0
P3.3/INT1
tdINT
Internal
Program
Counter
Internal Vector Fetch
Figure 11. Interrupt timing
Unless specified, Ta = 25˚C.
Symbol
Parameter
twINT
INT0, INT1 Interrupt
Assertion Time
tdINT
INT0, INT1 latency
21
www.irf.com
Min
4
Typ
-
Max
-
4
Table 14. Interrupt AC Timing
Unit
SYSCLK
SYSCLK
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
6.8
I2C AC Timing
TI2CLK
TI2CLK
SCL
tI2ST1
tI2WSETUP
tI2WHOLD
tI2RSETUP
tI2EN1
tI2RHOLD
tI2ST2
tI2EN2
SDA
Figure 12. I2C Timing
Unless specified, Ta = 25˚C.
Symbol
Parameter
TI2CLK
I2C clock period
tI2ST1
I2C SDA start time
tI2ST2
I2C SCL start time
tI2WSETUP
I2C write setup time
tI2WHOLD
I2C write hold time
tI2RSETUP
I2C read setup time
tI2RHOLD
I2C read hold time
Min
Typ
10
0.25
0.25
0.25
0.25
I2C filter time(1)
1
2
Table 15. I C AC Timing
Max
8192
-
Unit
SYSCLK
TI2CLK
TI2CLK
TI2CLK
TI2CLK
SYSCLK
SYSCLK
Note:
(1) I2C read setup time is determined by the programmable filter time applied to I2C communication.
22
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
6.9
SPI AC Timing
SPI Write AC timing
TSPICLK
P1.3/SYNC/SCK
tWRDELAY
SCL/SO-SI
Bit7(MSB)
tSPICLKHT
tSPICLKLT
Bit0(LSB)
tCSDELAY
tCSHIGH
tCSHOLD
SDA/CS0
P3.0/INT2/CS1
Figure 13. SPI write timing
Unless specified, Ta = 25˚C.
Symbol
Parameter
Min
Typ
Max
TSPICLK
SPI clock period
4
tSPICLKHT
SPI clock high time
1/2
tSPICLKLT
SPI clock low time
1/2
tCSDELAY
CS to data delay time
10
tWRDELAY
CLK falling edge to data
10
delay time
tCSHIGH
CS high time between two
1
consecutive byte transfer
tCSHOLD
CS hold time
1
Table 16. SPI Write AC Timing
23
www.irf.com
Unit
SYSCLK
TSPICLK
TSPICLK
nsec
nsec
TSPICLK
TSPICLK
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
SPI Read AC Timing
TSPICLK
P1.3/SYNC/SCK
tRDHOLD
tSPICLKHT
tSPICLKLT
tRDSU
SCL/SO-SI
Bit7(MSB)
Bit0(LSB)
tCSRD
tCSHOLD
tCSHIGH
SDA/CS0
P3.0/INT2/CS1
Figure 14. SPI read timing
Unless specified, Ta = 25˚C.
Symbol
Parameter
Min
Typ
Max
TSPICLK
SPI clock period
4
tSPICLKHT
SPI clock high time
1/2
tSPICLKLT
SPI clock low time
1/2
tCSRD
CS to data delay time
10
tRDSU
SPI read data setup time
10
tRDHOLD
SPI read data hold time
10
tCSHIGH
CS high time between two
1
consecutive byte transfer
tCSHOLD
CS hold time
1
Table 17. SPI Read AC Timing
24
www.irf.com
Unit
SYSCLK
TSPICLK
TSPICLK
nsec
nsec
nsec
TSPICLK
TSPICLK
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
6.10 UART AC Timing
TBAUD
TXD
Data and Parity Bit
Start Bit
Stop Bit
RXD
TUARTFIL
Figure 15. UART timing
Unless specified, Ta = 25˚C.
Symbol
Parameter
TBAUD
Baud Rate Period
TUARTFIL
UART sampling filter
period (1)
Min
-
Typ
57600
1/16
Max
-
Unit
bit/sec
TBAUD
Table 18. UART AC Timing
Note:
(1) Each bit including start and stop bit is sampled three times at center of a bit at an interval of 1/16 TBAUD. If
three sampled values do not agree, then UART noise error is generated.
25
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
6.11 CAPTURE Input AC Timing
TCAPCLK
tCAPHIGH
P1.4/CAP
tCAPLOW
tCRDELAY
CREV(H,L)
Internal
register
tCLDELAY
CLAST(H,L)
Internal
register
tINTDELAY
Interrupt
Vector Fetch
Interrupt
Figure 16. CAPTURE timing
Unless specified, Ta = 25˚C.
Symbol
Parameter
Min
Typ
TCAPCLK
CAPTURE input period
8
tCAPHIGH
CAPTURE input high time
4
tCAPLOW
CAPTURE input low time
4
tCRDELAY
CAPTURE falling edge to
capture register latch time
tCLDELAY
CAPTURE rising edge to
capture register latch time
tINTDELAY
CAPTURE input interrupt
latency time
Table 19. CAPTURE AC Timing
26
www.irf.com
Max
4
Unit
SYSCLK
SYSCLK
SYSCLK
SYSCLK
4
SYSCLK
4
SYSCLK
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
6.12 JTAG AC Timing
TJCLK
TCK
tJHIGH
tJLOW
tCO
TDO
tJSETUP
tJHOLD
TDI/TMS
Figure 17. JTAG timing
Unless specified, Ta = 25˚C.
Symbol
Parameter
Min
Typ
TJCLK
TCK Period
tJHIGH
TCK High Period
10
tJLOW
TCK Low Period
10
tCO
TCK to TDO propagation delay
0
time
tJSETUP
TDI/TMS setup time
4
tJHOLD
TDI/TMS hold time
0
Table 20. JTAG AC Timing
27
www.irf.com
Max
50
5
Unit
MHz
nsec
nsec
nsec
-
nsec
nsec
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
7 I/O Structure
The following figure shows the PWM output (PWMUH/PWMUL/PWMVH/PWMVL/PWMWH/PWMWL/BRAKE)
VDD1
(3.3V)
Internal digital circuit
High true logic
6.0V
PIN
270 Ω
6.0V
58k Ω
VSS
Figure 18. PWMUL/PWMUH/PWMVL/PWMVH/PWMWL/PWMWH/BRAKE output
The following figure shows the digital I/O structure except the PWM output
VDD1
(3.3V)
Internal digital circuit
Low true logic
70k Ω
6.0V
PIN
270 Ω
6.0V
VSS
Figure 19. All digital I/O except PWM/BRAKE output
The following figure shows RESET and GATEKILL I/O structure.
VDD1
(3.3V)
RESET
GATEKILL
circuit
70k Ω
6.0V
PIN
270 Ω
6.0V
VSS
Figure 20. RESET, GATEKILL I/O
28
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
The following figure shows the analog input structure.
VDDCAP(1.8V)
Analog input
6.0V
PIN
1 Ω
Analog Circuit
6.0V
AVSS
Figure 21. Analog input
The following figure shows all analog operational amplifier output pins and AREF pin I/O structure.
VDDCAP(1.8V)
Analog output
6.0V
PIN
Analog Circuit
6.0V
AVSS
Figure 22. Analog operational amplifier output and AREF I/O structure
The following figure shows the VSS,AVSS pin I/O structure
VDD1
AVDD
PIN
6.0V
Figure 23. VSS,AVSS pin I/O structure
29
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
The following figure shows the VDD1,VDDCAP pin I/O structure
PIN
6.0V
VSS
Figure 24. VDD1,VDDCAP pin I/O structure
The following figure shows the XTAL0 and XTAL1 pins structure
VDDCAP(1.8V)
6.0V
PIN
1 Ω
6.0V
VSS
Figure 25. XTAL0/XTAL1 pins structure
30
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
8 Pin List
Pin
Number
1
2
3
Internal Pullup / down
----
Pin
Type
I
O
I/O
---
I/O
I/O
4
5
Pin Name
XTAL0
XTAL1
P1.0/PULSE/T2/MT
1
SCL/SO-SI
SDA/CS0
6
P1.3/SYNC/SCK
--
I/O
7
8
9
10
11
12
13
P1.4/ENC-A
P1.6/ENC-B
P1.7/ENC-C
VDD1
VSS
VDDCAP
P2.0/DIR/NMI
--------
I/O
I/O
I/O
P
P
P
I/O
14
15
16
17
18
19
P3.2/INT0
P2.2/CAP
P2.3/MATCH
P2.5/INT2
P2.6/AO0
P2.7/AO1/MT2
-------
I/O
I/O
I/O
I/O
I/O
I/O
20
21
OP1O
OP1-
---
O
I
22
OP1+
--
I
23
VDCBUS
--
I
24
AIN1
--
I
25
AIN2
--
I
26
AIN3
--
I
27
AIN4
--
I
28
IFBU-
--
I
29
IFBU+
--
I
30
IFBUO
--
O
31
www.irf.com
Description
Crystal input
Crystal output
Discrete programmable I/O or Pulse Input or
Timer/Counter 2 input or MCE Pin Timer 1
I2C clock output (open drain, need pull up) or SPI data
I2C data (open drain, need pull up) or SPI Chip Select
0
Discrete programmable I/O or SYNC output or SPI
clock output
Discrete programmable I/O or Encoder A input
Discrete programmable I/O or Encoder B input
Discrete programmable I/O or Encoder C input
3.3V digital power
Digital common
Internal 1.8V output, Capacitor(s) to be connected
Discrete programmable I/O or DIR input or Nonmaskable Interrupt input
Discrete programmable I/O or Interrupt 0 input
Discrete programmable I/O or Capture Timer input
Discrete programmable I/O or MATCH output
Discrete programmable I/O or Interrupt 2 input
Discrete programmable I/O or PWM 0 digital output
Discrete programmable I/O or PWM 1 digital output or
MCE pin timer 2 output
Op amp output for application sensing, 0-1.2V range
Op amp negative input for application sensing, 0-1.2V
range, needs to be pulled down to AVSS if unused
Op amp positive input for application sensing, 0-1.2V
range, needs to be pulled down to AVSS if unused
Analog input channel (0 – 1.2V), allocated by MCE for
DC bus voltage input
Analog input channel 1, 0-1.2V range, allocated by
MCE as speed input, needs to be pulled down to
AVSS if unused
Analog input channel 2, 0-1.2V range, allocated by
MCE as torque input, needs to be pulled down to
AVSS if unused
Analog input channel 3, 0-1.2V range, needs to be
pulled down to AVSS if unused
Analog input channel 4, 0-1.2V range, needs to be
pulled down to AVSS if unused
Op amp negative input for U phase current sensing, 01.2V range
Op amp positive input for U phase current sensing, 01.2V range
Op amp output for U phase current sensing, 0-1.2V
range
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
Pin
Number
31
Pin Name
CMEXT
32
33
AREF
IFBV-
34
IFBV+
35
IFBVO
36
37
38
39
40
AVSS
VDDCAP
VDD1
VSS
P3.1/AO2/MT3
41
PWMWL
42
PWMVL
43
PWMUL
44
PWMWH
45
46
47
48
P3.7
P2.1
P3.6
PWMVH
49
PWMUH
50
51
52
53
P1.5
BRAKE
BRAKEGK
GATEKILL
54
55
56
57
58
59
60
61
62
P3.0/CS1
TMS /P5.2
TDO
TDI /P5.1
TCK
RESET
P1.1/RXD
P1.2/TXD
HALL-1/P3.4/T0
63
HALL-2/P3.5/T1
64
HALL-3/P3.3/INT1
32
www.irf.com
Internal Pullup / down
--
Pin
Type
O
Description
Unbuffered 0.6V output. Capacitor needs to be
connected.
-O
Analog reference voltage output (0.6V)
-I
Op amp negative input for V phase current sensing, 01.2V range
-I
Op amp positive input for V phase current sensing, 01.2V range
-O
Op amp output for V phase current sensing, 0-1.2V
range
-P
Analog common
-P
Internal 1.8V output, Capacitor(s) to be connected
-P
3.3V digital power
-P
Digital common
-I/O
Discrete programmable I/O or PWM 2 digital output or
MCE pin timer 3 output
58 kΩ Pull
O
PWM gate drive for phase W low side, configurable
down
either high or low true.
58 kΩ Pull
O
PWM gate drive for phase V low side, configurable
down
either high or low true
58 kΩ Pull
O
PWM gate drive for phase U low side, configurable
down
either high or low true
58 kΩ Pull
O
PWM gate drive for phase W high side, configurable
down
either high or low true
-I/O
Discrete programmable I/O
-I/O
Discrete programmable I/O
-I/O
Discrete programmable I/O
58 kΩ Pull
O
PWM gate drive for phase V high side, configurable
down
either high or low true
58 kΩ Pull
O
PWM gate drive for phase U high side, configurable
down
either high or low true
I/O
Discrete programmable I/O.
70 kΩ Pull up
O
Brake output, configured low true at a power up
70 kΩ Pull up
I
Brake shutdown input, active low input.
70 kΩ Pull up
I
PWM shutdown input, configurable digital filter, active
low input.
70 kΩ Pull up
I/O
Discrete programmable I/O or SPI Chip Select 1
-I
JTAG test mode select or digital input port
-O
JTAG test data output
-I
JTAG test data input or digital input port
-I
JTAG test clock
-I
Reset, low true, Schmitt trigger input
-I/O
UART receiver input or Discrete programmable I/O
-I/O
UART transmitter output or Discrete programmable I/O
-I/O
Hall-1 input or discrete programmable I/O or
Timer/Counter 0 input
-I/O
Hall-2 input or discrete programmable I/O or
Timer/Counter 1 input
-I/O
Hall-3 input or discrete programmable I/O or Interrupt
1 input
Table 21. Pin List
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
9 Package Dimensions
33
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
10 Part Marking Information
IRMCF143
Part Number
Date Code
IR Logo
YWWP
XXXXXX
Production Lot
Pin 1
Indentifier
11 Qualification Information
††
Qualification Level
Moisture Sensitivity Level
Industrial
(per JEDEC JESD 47E)
MSL3†††
(per IPC/JEDEC J-STD-020C)
Machine Model
Class B
(per JEDEC standard JESD22-A114D)
Human Body Model
Class 2
(per EIA/JEDEC standard EIA/JESD22-A115-A)
ESD
RoHS Compliant
Yes
†
Qualification standards can be found at International Rectifier’s web site http://www.irf.com/
††
Higher qualification ratings may be available should the user have such requirements. Please contact
your International Rectifier sales representative for further information.
†††
Higher MSL ratings may be available for the specific package types listed here. Please contact your
International Rectifier sales representative for further information.
Note: Test condition for Temperature Cycling test is -40C to 125C.
34
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
IRMCF143S
Data and Specifications are subject to change without notice
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information
35
www.irf.com
© 2014 International Rectifier Submit Datasheet Feedback
May 29, 2014
工商网监
湘ICP备2023018690号
