0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
CLC430AJP

CLC430AJP

  • 厂商:

    NSC

  • 封装:

  • 描述:

    CLC430AJP - General Purpose 100MHz Op Amp with Disable - National Semiconductor

  • 数据手册
  • 价格&库存
CLC430AJP 数据手册
CLC430 General Purpose 100MHz Op Amp with Disable June 1999 N CLC430 General Purpose 100MHz Op Amp with Disable General Description The CLC430 is a low-cost, wideband monolithic amplifier for general purpose applications. The CLC430 utilizes National’s patented current feedback circuit topology to provide an op amp with a slew rate of 2000V/µs, 100MHz unity-gain bandwidth and fast output disable function. Like all current feedback op amps, the CLC430 allows the frequency response to be optimized (or adjusted) by the selection of the feedback resistor. For demanding video applications, the 0.1dB bandwidth to 20MHz and differential gain/phase of 0.03%/0.05° make the CLC430 the preferred component for broadcast quality NTSC and PAL video systems. The large voltage swing (28Vpp), continuous output current (85mA) and slew rate (2000V/µs) provide high-fidelity signal conditioning for applications such as CCDs, transmission lines and low impedance circuits. Even driving loads of 100Ω, the CLC430 provides very low 2nd and 3rd harmonic distortion at 1MHz (-76/-82dBc). Video distribution, multimedia and general purpose applications will benefit from the CLC430’s wide bandwidth and disable feature. Power is reduced and the output becomes a high impedance when disabled. The wide gain range of the CLC430 makes this general purpose op amp an improved solution for circuits such as active filters, differential-to-single-ended drivers, DAC transimpedance amplifiers and MOSFET drivers. Features s s s s s s s s 0.1dB gain flatness to 20MHz (Av=+2) 100MHz bandwidth (Av=+1) 2000V/µs slew rate 0.03%/0.05° differential gain/phase ±5V, ±15V or single supplies 100ns disable to high-impedance output Wide gain range Low cost Applications s s s s s Video distribution CCD clock driver Multimedia systems DAC output buffers Imaging systems Typical Application CCD Clock Driver Pinout DIP & SOIC © 1999 National Semiconductor Corporation Printed in the U.S.A. http://www.national.com CLC430 Electrical Characteristics (V PARAMETERS Ambient Temperature CONDITIONS CLC430 V cc CC = ±15V; AV = +2V/V; Rf =604Ω ; RL = 100Ω ; unless noted) 25°C MIN/MAX RATINGS 0 to 70°C -40 to 85°C UNITS NOTES TYP 25°C FREQUENCY DOMAIN RESPONSE unity-gain bandwidth Vout < 1.0Vpp small-signal bandwidth Vout < 1.0Vpp Vout < 1.0Vpp 0.1dB bandwidth Vout < 1.0Vpp Vout < 1.0Vpp large-signal bandwidth Vout = 10Vpp gain flatness Vout < 1.0Vpp peaking DC to 10MHz rolloff DC to 20MHz linear phase deviation DC to 20MHz differential gain 4.43MHz, RL=150Ω 4.43MHz, RL=150Ω differential phase 4.43MHz, RL=150Ω 4.43MHz, RL=150Ω TIME DOMAIN RESPONSE rise and fall time 2V step 10V step settling time to 0.05% 2V step overshoot 2V step slew rate 20V step DISTORTION AND NOISE RESPONSE 1Vpp,1MHz, RL=500 2nd harmonic distortion 1Vpp,1MHz, RL=500 3rd harmonic distortion input voltage noise >1MHz non-inverting input current noise >1MHz inverting input current noise >1MHz DC PERFORMANCE input offset voltage average drift input bias current input bias current average drift power-supply rejection ratio common-mode rejection ratio supply current disabled ±15 ±15 ±5 ±15 ±5 100 75 55 20 16 30 0.0 0.1 0.5 0.03 0.03 0.05 0.09 5 10 35 5 2000 -89 -92 3.0 3.2 15 50 35 7 22 0.1 0.7 1.8 0.05 0.05 0.09 0.19 7 14 50 15 1500 45 42 20 0.2 1.0 2.0 0.06 0.12 19 0.2 1.2 2.1 0.06 0.13 MHz MHz MHz MHz MHz MHz dB dB ° % % ° ° ns ns ns % V/µs dBc dBc nV/√Hz pA/√Hz pA/√Hz mV µV/ C µA nA/°C µA nA/°C dB dB mA mA ns ns dB V V V V MΩ pF V V V V mA A A A ±15 ±5 ±15 ±5 7 14 55 15 1450 7 14 55 15 1450 3.5 6.0 18 7.5 --14 --14 --56 54 12 2.0 300 200 56 12.5 2.5 10.5 0.6 3.0 1.0 ±12.3 ±2.3 ±13.7 ±3.9 ±60 3.7 6.3 20 9.0 50 16 100 15 60 54 53 13 2.2 320 200 56 12.7 2.7 10.0 0.1 2.5 1.0 ±12.1 ±2.2 ±13.7 ±3.8 ±50 3.8 6.8 21 10.0 50 20 100 17 90 53 52 14.5 2.4 340 200 56 ±15 non-inverting average drift inverting DC DC RL= ∞ RL= ∞ ±15,±5 ±15,±5 ±15,±5 ±15,±5 1.0 25 3 10 3 10 62 62 11, 8.5 1.5 200 100 59 11.8 1.8 10.8 0.8 8.0 0.5 ±12.5 ±2.5 ±14 ±4.0 ±85 A A SWITCHING PERFORMANCE turn on time turn off time (Note 2) off isolation 10MHz high input voltage VIH low input voltage VIL ±15 ±5 ±15 ±5 MISCELLANEOUS PERFORMANCE Non-inverting input resistance Non-inverting input capacitance input voltage range common mode common mode output voltage range RL= ∞ RL= ∞ output current ±15 ±5 ±15 ±5 1.7 1.0 ±11.8 ±1.9 ±13.6 ±3.7 ±45 Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters. Absolute Maximum Ratings supply voltage short circuit current common-mode input voltage maximum junction temperature storage temperature lead temperature (soldering 10 sec) ESD rating (human body model) http://www.national.com Notes A)J-level: spec is 100% tested at +25°C. 1) Output is short circuit protected to ground, however maximum reliability is obtained if output current does not exceed 125mA. 2) To>50dB attenuation @ 10MHz. ±16.5V (note 1) ±Vcc +150°C -65°C to+150°C +300°C 4000V 2 3 http://www.national.com Ordering Information Model CLC430AJP CLC430AJE CLC430A8B Temperature Range -40°C to +85°C -40°C to +85°C -55°C to +125°C Description 8-pin PDIP 8-pin SOIC 8-pin CERDIP, MIL-STD-883 Package Thermal Resistance Package AJP AJE A8B θ JC 60°C/W 55°C/W 30°C/W θ JA 115°C/W 135°C/W 120°C/W DESC SMD number: 5962-92030. Reliability Information Transistor count 38 http://www.national.com 4 General Design Considerations The CLC430 is a general purpose current-feedback amplifier for use in a variety of small- and large-signal applications. Use the feedback resistor to fine tune the gain flatness and -3dB bandwidth for any gain setting. Comlinear provides information for the performance at a gain of +2 for small and large signal bandwidths. The plots show feedback resistor values for selected gains. Gain Use the following equations to set the CLC430's noninverting or inverting gain: Non -Inverting Gain = 1+ Inverting Gain = Rf Rg follows: Vcc Enable ±15V >12.7V ±5V >2.7V Disable
CLC430AJP 价格&库存

很抱歉,暂时无法提供与“CLC430AJP”相匹配的价格&库存,您可以联系我们找货

免费人工找货