ON Semiconductor
Is Now
To learn more about onsemi™, please visit our website at
www.onsemi.com
onsemi and and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba “onsemi” or its affiliates and/or
subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi
product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without
notice. The information herein is provided “as-is” and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality,
or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all
liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws,
regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. “Typical” parameters which may be provided in onsemi data sheets and/
or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application
by customer’s technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized
for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for
implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees,
subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative
Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.
N-Channel PowerTrench® MOSFET
30V, 160A, 3.9mΩ
General Description
Features
This N-Channel MOSFET has been designed specifically to
improve the overall efficiency of DC/DC converters using
either synchronous or conventional switching PWM
controllers. It has been optimized for low gate charge, low
rDS(ON) and fast switching speed.
• rDS(ON) = 3.9mΩ, VGS = 10V, ID = 35A
• rDS(ON) = 4.4mΩ, VGS = 4.5V, ID = 35A
• High performance trench technology for extremely low
rDS(ON)
Applications
• Low gate charge
• DC/DC converters
• High power and current handling capability
• Qualified to AEC Q101
• RoHS Compliant
D
D
G
S
G
D-PAK
TO-252
(TO-252)
S
MOSFET Maximum Ratings TC = 25°C unless otherwise noted
Symbol
VDSS
Drain to Source Voltage
Parameter
Ratings
30
Units
V
VGS
Gate to Source Voltage
±20
V
Continuous (TC = 25oC, VGS = 10V) (Note 1)
160
A
Continuous (TC = 25oC, VGS = 4.5V) (Note 1)
150
A
Continuous (Tamb = 25oC, VGS = 10V, with RθJA = 52oC/W)
21
A
Drain Current
ID
Pulsed
EAS
PD
TJ, TSTG
Single Pulse Avalanche Energy (Note 2)
Figure 4
A
690
mJ
Power dissipation
160
W
Derate above 25oC
1.07
W/oC
-55 to 175
oC
Operating and Storage Temperature
Thermal Characteristics
RθJC
Thermal Resistance Junction to Case TO-252
0.94
o
C/W
RθJA
Thermal Resistance Junction to Ambient TO-252
100
o
C/W
RθJA
Thermal Resistance Junction to Ambient TO-252, 1in2 copper pad area
52
oC/W
©2013 Semiconductor Components Industries, LLC.
September-2017, Rev. 3
Publication Order Number:
FDD8870-F085/D
FDD8870-F085 N-Channel PowerTrench® MOSFET
FDD8870-F085
Device Marking
FDD8870
Device
FDD8870-F085
Package
TO-252AA
Reel Size
13”
Tape Width
12mm
Quantity
2500 units
F
F
Electrical Characteristics TC = 25°C unless otherwise noted
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
V
Off Characteristics
BVDSS
Drain to Source Breakdown Voltage
IDSS
Zero Gate Voltage Drain Current
IGSS
Gate to Source Leakage Current
ID = 250μA, VGS = 0V
VDS = 24V
VGS = 0V
TC = 150oC
VGS = ±20V
30
-
-
-
-
1
-
-
250
-
-
±100
nA
-
2.5
V
μA
On Characteristics
VGS(TH)
rDS(ON)
Gate to Source Threshold Voltage
Drain to Source On Resistance
VGS = VDS, ID = 250μA
1.2
ID = 35A, VGS = 10V
-
0.0032 0.0039
ID = 35A, VGS = 4.5V
-
0.0036 0.0044
ID = 35A, VGS = 10V,
TJ = 175oC
-
0.0051 0.0063
Ω
Dynamic Characteristics
CISS
Input Capacitance
COSS
Output Capacitance
CRSS
Reverse Transfer Capacitance
VDS = 15V, VGS = 0V,
f = 1MHz
-
5160
-
-
990
-
pF
pF
-
590
-
pF
RG
Gate Resistance
VGS = 0.5V, f = 1MHz
-
2.1
-
Ω
Qg(TOT)
Total Gate Charge at 10V
VGS = 0V to 10V
-
91
118
nC
-
48
62
nC
-
5
6.5
nC
-
14
-
nC
Qg(5)
Total Gate Charge at 5V
VGS = 0V to 5V
Qg(TH)
Threshold Gate Charge
VGS = 0V to 1V
Qgs
Gate to Source Gate Charge
Qgs2
Gate Charge Threshold to Plateau
Qgd
Gate to Drain “Miller” Charge
Switching Characteristics
VDD = 15V
ID = 35A
Ig = 1.0mA
-
9
-
nC
-
18
-
nC
(VGS = 10V)
tON
Turn-On Time
-
-
139
ns
td(ON)
Turn-On Delay Time
-
9
-
ns
tr
Rise Time
td(OFF)
Turn-Off Delay Time
tf
tOFF
-
83
-
ns
-
83
-
ns
Fall Time
-
42
-
ns
Turn-Off Time
-
-
189
ns
ISD = 35A
-
-
1.25
V
ISD = 15A
-
-
1.0
V
VDD = 15V, ID = 35A
VGS = 10V, RGS = 3.3Ω
Drain-Source Diode Characteristics
VSD
Source to Drain Diode Voltage
trr
Reverse Recovery Time
ISD = 35A, dISD/dt = 100A/μs
-
-
37
ns
QRR
Reverse Recovered Charge
ISD = 35A, dISD/dt = 100A/μs
-
-
21
nC
Notes:
1: Package current limitation is 35A.
2: Starting TJ = 25°C, L = 1.77mH, IAS = 28A, VDD = 27V, VGS = 10V.
:
F
www.onsemi.com
2
FDD8870-F085 N-Channel PowerTrench® MOSFET
Package Marking and Ordering Information
175
1.0
150
ID, DRAIN CURRENT (A)
POWER DISSIPATION MULTIPLIER
1.2
0.8
0.6
0.4
CURRENT LIMITED
BY PACKAGE
125
100
75
50
0.2
25
0
25
0
50
75
100
150
125
0
175
25
50
75
TC , CASE TEMPERATURE (oC)
100
125
150
175
o
TC, CASE TEMPERATURE ( C)
Figure 1. Normalized Power Dissipation vs Case
Temperature
Figure 2. Maximum Continuous Drain Current vs
Case Temperature
2
ZθJC, NORMALIZED
THERMAL IMPEDANCE
1
DUTY CYCLE - DESCENDING ORDER
0.5
0.2
0.1
0.05
0.02
0.01
PDM
0.1
t1
t2
NOTES:
DUTY FACTOR: D = t1/t2
PEAK TJ = PDM x ZθJC x RθJC + TC
SINGLE PULSE
0.01
10-5
10-4
10-3
10-2
10-1
100
101
t, RECTANGULAR PULSE DURATION (s)
Figure 3. Normalized Maximum Transient Thermal Impedance
2000
1000
IDM, PEAK CURRENT (A)
TC = 25oC
TRANSCONDUCTANCE
MAY LIMIT CURRENT
IN THIS REGION
FOR TEMPERATURES
ABOVE 25oC DERATE PEAK
CURRENT AS FOLLOWS:
VGS = 4.5V
175 - TC
I = I25
150
100
30
10-5
10-4
10-3
10-2
t, PULSE WIDTH (s)
Figure 4. Peak Current Capability
www.onsemi.com
3
10-1
100
101
FDD8870-F085 N-Channel PowerTrench® MOSFET
Typical Characteristics TC = 25°C unless otherwise noted
100
1000
IAS, AVALANCHE CURRENT (A)
ID, DRAIN CURRENT (A)
10μs
100
100μs
10
OPERATION IN THIS
AREA MAY BE
LIMITED BY rDS(ON)
1ms
10ms
1
DC
SINGLE PULSE
TJ = MAX RATED
TC = 25oC
STARTING TJ = 25oC
10
If R = 0
tAV = (L)(IAS)/(1.3*RATED BVDSS - VDD)
If R ≠ 0
tAV = (L/R)ln[(IAS*R)/(1.3*RATED BVDSS - VDD) +1]
1
0.1
1
10
VDS, DRAIN TO SOURCE VOLTAGE (V)
0.1
60
Figure 5. Forward Bias Safe Operating Area
1
10
tAV, TIME IN AVALANCHE (ms)
100
PULSE DURATION = 80μs
DUTY CYCLE = 0.5% MAX
VDD = 15V
VGS = 5V
80
ID, DRAIN CURRENT (A)
80
TJ = 175oC
60
TJ = 25oC
40
VGS = 4V
VGS = 10V
60
VGS = 3V
40
VGS = 2.5V
TC = 25oC
PULSE DURATION = 80μs
DUTY CYCLE = 0.5% MAX
20
20
o
TJ = -55 C
0
0
1.5
2.0
2.5
VGS , GATE TO SOURCE VOLTAGE (V)
0
3.0
0.2
0.4
0.6
VDS , DRAIN TO SOURCE VOLTAGE (V)
Figure 7. Transfer Characteristics
Figure 8. Saturation Characteristics
8
1.6
NORMALIZED DRAIN TO SOURCE
ON RESISTANCE
PULSE DURATION = 80μs
DUTY CYCLE = 0.5% MAX
ID = 35A
rDS(ON), DRAIN TO SOURCE
ON RESISTANCE (mΩ)
100
Figure 6. Unclamped Inductive Switching
Capability
100
ID , DRAIN CURRENT (A)
STARTING TJ = 150oC
6
4
ID = 1A
PULSE DURATION = 80μs
DUTY CYCLE = 0.5% MAX
1.4
1.2
1.0
0.8
VGS = 10V, ID = 35A
2
2
4
6
8
10
0.6
-80
VGS, GATE TO SOURCE VOLTAGE (V)
Figure 9. Drain to Source On Resistance vs Gate
Voltage and Drain Current
-40
0
40
80
120
TJ, JUNCTION TEMPERATURE (oC)
160
Figure 10. Normalized Drain to Source On
Resistance vs Junction Temperature
www.onsemi.com
4
200
FDD8870-F085 N-Channel PowerTrench® MOSFET
Typical Characteristics TC = 25°C unless otherwise noted
1.2
1.2
ID = 250μA
NORMALIZED DRAIN TO SOURCE
BREAKDOWN VOLTAGE
NORMALIZED GATE
THRESHOLD VOLTAGE
VGS = VDS, ID = 250μA
1.0
0.8
0.6
0.4
-80
-40
0
40
80
120
160
1.1
1.0
0.9
-80
200
-40
TJ, JUNCTION TEMPERATURE (oC)
Figure 11. Normalized Gate Threshold Voltage vs
Junction Temperature
80
120
160
200
10
VDD = 15V
CRSS = CGD
VGS , GATE TO SOURCE VOLTAGE (V)
CISS = CGS + CGD
C, CAPACITANCE (pF)
40
Figure 12. Normalized Drain to Source
Breakdown Voltage vs Junction Temperature
10000
COSS ≅ CDS + CGD
1000
VGS = 0V, f = 1MHz
400
0.1
0
TJ , JUNCTION TEMPERATURE (oC)
8
6
4
WAVEFORMS IN
DESCENDING ORDER:
ID = 35A
ID = 5A
2
0
1
10
VDS , DRAIN TO SOURCE VOLTAGE (V)
Figure 13. Capacitance vs Drain to Source
Voltage
30
0
20
40
60
Qg, GATE CHARGE (nC)
80
100
Figure 14. Gate Charge Waveforms for Constant
Gate Current
www.onsemi.com
5
FDD8870-F085 N-Channel PowerTrench® MOSFET
Typical Characteristics TC = 25°C unless otherwise noted
VDS
BVDSS
tP
L
VDS
VARY tP TO OBTAIN
REQUIRED PEAK IAS
IAS
+
RG
VDD
VDD
-
VGS
DUT
tP
IAS
0V
0
0.01Ω
tAV
Figure 15. Unclamped Energy Test Circuit
Figure 16. Unclamped Energy Waveforms
VDS
VDD
Qg(TOT)
VDS
L
VGS
VGS = 10V
VGS
Qg(5)
+
Qgs2
VDD
VGS = 5V
DUT
VGS = 1V
Ig(REF)
0
Qg(TH)
Qgs
Qgd
Ig(REF)
0
Figure 17. Gate Charge Test Circuit
Figure 18. Gate Charge Waveforms
VDS
tON
tOFF
td(ON)
td(OFF)
RL
tf
tr
VDS
90%
90%
+
VGS
VDD
-
10%
0
10%
DUT
90%
RGS
VGS
VGS
0
Figure 19. Switching Time Test Circuit
50%
10%
50%
PULSE WIDTH
Figure 20. Switching Time Waveforms
www.onsemi.com
6
FDD8870-F085 N-Channel PowerTrench® MOSFET
Test Circuits and Waveforms
( T JM – TA )
P DM = ----------------------------Rθ JA
(EQ. 1)
In using surface mount devices such as the TO-252
package, the environment in which it is applied will have a
significant influence on the part’s current and maximum
power dissipation ratings. Precise determination of PDM is
complex and influenced by many factors:
1. Mounting pad area onto which the device is attached and
whether there is copper on one side or both sides of the
board.
125
RθJA = 33.32+ 23.84/(0.268+Area) EQ.2
75
50
25
0.01
(0.0645)
5. Air flow and board orientation.
6. For non steady state applications, the pulse width, the
duty cycle and the transient thermal response of the part,
the board and the environment they are in.
ON Semiconductor provides thermal information to
assist
the
designer’s
preliminary
application
evaluation. Figure 21
defines the RθJA for the device as a function of the top
copper (component side) area. This is for a horizontally
positioned FR-4 board with 1oz copper after 1000 seconds
of steady state power with no air flow. This graph provides
the necessary information for calculation of the steady state
junction temperature or power dissipation. Pulse
evaluated
using
the
ON
applications
can
be
Semiconductor device Spice thermal model or manually
utilizing the normalized maximum transient thermal
impedance curve.
Thermal resistances corresponding to other copper areas
can be obtained from Figure 21 or by calculation using
Equation 2 or 3. Equation 2 is used for copper area defined
in inches square and equation 3 is for area in centimeters
square. The area, in square inches or square centimeters is
(EQ. 2)
Area in Inches Squared
154
(1.73 + Area)
10
(64.5)
®
4. The use of thermal vias.
R θJA = 33.32 + ----------------------------------
1
(6.45)
AREA, TOP COPPER AREA in2 (cm2)
3. The use of external heat sinks.
23.84
(0.268 + Area)
0.1
(0.645)
Figure 21. Thermal Resistance vs Mounting
Pad Area
2. The number of copper layers and the thickness of the
board.
R θJA = 33.32 + -------------------------------------
RθJA = 33.32+ 154/(1.73+Area) EQ.3
100
RθJA (oC/W)
The maximum rated junction temperature, TJM, and the
thermal resistance of the heat dissipating path determines
the maximum allowable device power dissipation, PDM, in an
application.
Therefore the application’s ambient
temperature, TA (oC), and thermal resistance RθJA (oC/W)
must be reviewed to ensure that TJM is never exceeded.
Equation 1 mathematically represents the relationship and
serves as the basis for establishing the rating of the part.
FDD8870-F085 N-Channel PowerTrench MOSFET
Thermal Resistance vs. Mounting Pad Area
(EQ. 3)
Area in Centimeters Squared
www.onsemi.com
7
.SUBCKT FDD8870 2 1 3 ; rev July 2003
Ca 12 8 4.2e-9
Cb 15 14 4.2e-9
Cin 6 8 4.7e-9
LDRAIN
DPLCAP
DRAIN
2
5
10
Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD
5
51
EVTHRES
+ 19 8
+
LGATE
GATE
1
ESLC
11
+
17
EBREAK 18
-
50
RDRAIN
6
8
ESG
DBREAK
+
RSLC2
Ebreak 11 7 17 18 32.7
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1
It 8 17 1
RLDRAIN
RSLC1
51
EVTEMP
RGATE +
18 22
9
20
21
16
DBODY
MWEAK
6
MMED
MSTRO
RLGATE
Lgate 1 9 5e-9
Ldrain 2 5 1.0e-9
Lsource 3 7 2e-9
LSOURCE
CIN
8
7
SOURCE
3
RSOURCE
RLSOURCE
RLgate 1 9 50
RLdrain 2 5 10
RLsource 3 7 20
Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD
S1A
12
S2A
13
8
17
18
RVTEMP
S2B
13
19
CB
6
8
VBAT
5
8
EDS
-
IT
14
+
+
EGS
Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 1.57e-3
Rgate 9 20 2.1
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 1.2e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD
15
14
13
S1B
CA
RBREAK
-
+
8
22
RVTHRES
Vbat 22 19 DC 1
ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*500),10))}
.MODEL DbodyMOD D (IS=1.3E-11 IKF=10 N=1.01 RS=1.8e-3 TRS1=8e-4 TRS2=2e-7
+ CJO=2e-9 M=0.57 TT=1e-10 XTI=0.9)
.MODEL DbreakMOD D (RS=8e-2 TRS1=1e-3 TRS2=-8.9e-6)
.MODEL DplcapMOD D (CJO=1.6e-9 IS=1e-30 N=10 M=0.38)
.MODEL MmedMOD NMOS (VTO=1.76 KP=10 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=2.1 T_ABS=25)
.MODEL MstroMOD NMOS (VTO=2.2 KP=650 IS=1e-30 N=10 TOX=1 L=1u W=1u T_ABS=25)
.MODEL MweakMOD NMOS (VTO=1.47 KP=0.05 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=21 RS=0.1 T_ABS=25)
.MODEL RbreakMOD RES (TC1=8.3e-4 TC2=-4e-7)
.MODEL RdrainMOD RES (TC1=2e-4 TC2=8e-6)
.MODEL RSLCMOD RES (TC1=9e-4 TC2=1e-6)
.MODEL RsourceMOD RES (TC1=8e-3 TC2=1e-6)
.MODEL RvthresMOD RES (TC1=-2e-3 TC2=-9.5e-6)
.MODEL RvtempMOD RES (TC1=-2.6e-3 TC2=2e-7)
.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4 VOFF=-3)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3 VOFF=-4)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2 VOFF=-0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=-2)
.ENDS
Note: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global
Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank
Wheatley.
www.onsemi.com
8
FDD8870-F085 N-Channel PowerTrench® MOSFET
PSPICE Electrical Model
rev July 2003
template FDD8870 n2,n1,n3 =m_temp
electrical n2,n1,n3
number m_temp=25
{
var i iscl
dp..model dbodymod = (isl=1.3e-11,ikf=10,nl=1.01,rs=1.8e-3,trs1=8e-4,trs2=2e-7,cjo=2e-9,m=0.57,tt=1e-10,xti=0.9)
dp..model dbreakmod = (rs=8e-2,trs1=1e-3,trs2=-8.9e-6)
dp..model dplcapmod = (cjo=1.6e-9,isl=10e-30,nl=10,m=0.38)
m..model mmedmod = (type=_n,vto=1.76,kp=10,is=1e-30, tox=1)
m..model mstrongmod = (type=_n,vto=2.2,kp=650,is=1e-30, tox=1)
m..model mweakmod = (type=_n,vto=1.47,kp=0.05,is=1e-30, tox=1,rs=0.1)
LDRAIN
sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-4,voff=-3)
DPLCAP 5
sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-3,voff=-4)
10
sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-2,voff=-0.5)
RLDRAIN
RSLC1
sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=-0.5,voff=-2)
51
c.ca n12 n8 = 4.2e-9
RSLC2
c.cb n15 n14 = 4.2e-9
ISCL
c.cin n6 n8 = 4.7e-9
spe.ebreak n11 n7 n17 n18 = 32.7 GATE
spe.eds n14 n8 n5 n8 = 1
1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evthres n6 n21 n19 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
RDRAIN
6
8
ESG
EVTHRES
+ 19 8
+
LGATE
DBREAK
50
-
dp.dbody n7 n5 = model=dbodymod
dp.dbreak n5 n11 = model=dbreakmod
dp.dplcap n10 n5 = model=dplcapmod
EVTEMP
RGATE +
18 22
9
20
21
11
DBODY
16
MWEAK
6
EBREAK
+
17
18
-
MMED
MSTRO
RLGATE
CIN
8
LSOURCE
7
RSOURCE
RLSOURCE
i.it n8 n17 = 1
S1A
12
l.lgate n1 n9 = 5e-9
l.ldrain n2 n5 = 1.0e-9
l.lsource n3 n7 = 2e-9
14
13
S1B
CA
res.rlgate n1 n9 = 50
res.rldrain n2 n5 = 10
res.rlsource n3 n7 = 20
S2A
13
8
RBREAK
15
17
18
RVTEMP
S2B
13
CB
19
6
8
-
-
res.rbreak n17 n18 = 1, tc1=8.3e-4,tc2=-4e-7
res.rdrain n50 n16 = 1.57e-3, tc1=2e-4,tc2=8e-6
res.rgate n9 n20 = 2.1
res.rslc1 n5 n51 = 1e-6, tc1=9e-4,tc2=1e-6
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 1.2e-3, tc1=8e-3,tc2=1e-6
res.rvthres n22 n8 = 1, tc1=-2e-3,tc2=-9.5e-6
res.rvtemp n18 n19 = 1, tc1=-2.6e-3,tc2=2e-7
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i (n51->n50) +=iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/500))** 10))
www.onsemi.com
9
VBAT
5
8
EDS
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u, temp=m_temp
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u, temp=m_temp
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u, temp=m_temp
}
}
IT
14
+
+
EGS
DRAIN
2
+
8
22
RVTHRES
SOURCE
3
FDD8870-F085 N-Channel PowerTrench® MOSFET
SABER Electrical Model
ON Semiconductor and
are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor’s product/patent
coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein.
ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards,
regardless of any support or applications information provided by ON Semiconductor. “Typical” parameters which may be provided in ON Semiconductor data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer
application by customer’s technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not
designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification
in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized
application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and
expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such
claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This
literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
❖
© Semiconductor Components Industries, LLC
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
www.onsemi.com