NB4N7132DTR2G

NB4N7132 Link Replicator for Fibre Channel, Gigabit Ethernet, HDTV and SATA Up to 1.5 Gb/s Description http://onsemi.com The NB4N7132 is a high performance 3.3 V Serial Link Replicator which provides the function of serial loop replication and serial loopback control commonly required in Fibre Channel, GbE, HDTV and SATA applications. Other popular applications include Host Bus Adaptors for routing between internal and external connectors, and hot-pluggable links between redundant switch fabric cards. IN is sent to both OUT0 and OUT1; each output is enabled by OE0 and OE1 when HIGH. OUT0 can select either IN or IN1 via the MUX0 pin. Likewise, OUT1 can select between IN or IN0 via the MUX1 pin. Out can select between IN0 and IN1. In Link Replicator applications, such as the Line Card to Switch Card links, IN is transmitted to both OUT0 and OUT1 which either IN0 or IN1 is selected at OUT. In Host Adapter applications, IN goes to OUT0 (an internal connector) which returns data on IN0. IN0 is looped to OUT1 (an external connector) which returns data on IN1 and then back to the SerDes on OUT. The NB4N7132 is packaged in a 4.7 mm x 9.7 mm TSSOP-28. Features 28 Lead TSSOP DT SUFFIX CASE 948A MARKING DIAGRAM* NB4N 7132G ALYW • Replicates Fibre Channel, Gigabit Ethernet, HDTV, and • • • • • • • • Serial ATA (SATA) Links T11 Fibre Channel Complaint at 1.0625 Gb/s No External Components Required IEEE802.3z Gigabit Ethernet Compliant at 1.25 Gb/s SMPTE-292M Compliant at 1.485 Gb/s 450 mW Maximum Power Dissipation Operating Range: VCC = 3.135 V to 3.465 V 28-pin, 4.4 mm x 9.7 mm TSSOP Package These are Pb-Free Devices A L Y W G = Assembly Location = Wafer Lot = Year = Work Week = Pb-Free Package *For additional marking information, refer to Application Note AND8002/D. NB4N7132 LOOP0 TX RX LOOP1 Figure 1. Simplified Application ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet. © Semiconductor Components Industries, LLC, 2008 1 February, 2008 - Rev. 0 Publication Order Number: NB4N7132/D NB4N7132 TYPICAL APPLICATIONS CIRCUIT VDDP0 OE0 IN0+ IN0MUX GND IN+ INGND OE1 VDD VDDP OUT+ OUTVDDP GND 1 2 3 4 5 6 7 NB4N7132 8 9 10 11 12 13 14 28 OUT0+ 27 OUT026 VDDP0 25 GND 24 IN0+ 23 IN022 VDDP1 21 OUT1+ 20 OUT119 VDDP1 18 IN1+ 17 IN116 MUX0 15 MUX1 IN+ IN- OE0 0 OUT0+ OUT01 OUT+ OUT- 0 MUX0 1 IN1+ IN10 OE1 OUT1+ OUT11 MUX1 MUX Figure 2. Simplified Block Diagram Table 1. OE, OUTPUT ENABLE FUNCTION OEx* 1 0 *Defaults to HIGH when left open Function Figure 3. Pin Diagram for TSSOP-28 Outputs Enabled Outputs Disabled OUTn+ = H, OUTn- = H Table 2. PIN DESCRIPTION Pin 5, 6 24, 23 18, 17 11, 12 28, 27 21, 20 2 8 3 15 16 9 10, 13 1, 26 19, 22 4, 7, 14, 25 Name IN+, ININ0+, IN0IN1+, IN1OUT+, OUTOUT0+, OUT0OUT1+, OUT1OE0 OE1 MUX MUX1 MUX0 VDD VDDP VDDP0 VDDP1 GND I/O LVPECL Input LVPECL Input LVPECL Input LVPECL Output LVPECL Output LVPECL Output LVTTL Input LVTTL Input LVTTL Input LVTTL Input LVTTL Input Power Supply Power Supply Description Non-inverted, Inverted, Differential Data Inputs internally biased to Approximately 1.2 V. Non-inverted, Inverted Differential Outputs. OE0/OE1 enables OUT0/OUT1 when HIGH. When LOW, OUTx are powered down and both OUT+ and OUT- float HIGH. Selects Source for OUT, Selects Either IN0 (LOW) or IN1 (HIGH); defaults HIGH when left open. Selects Source for OUT1. Selects Either IN (HIGH) or IN0 (LOW); defaults HIGH when left open. Selects Source for OUT0. Selects either IN (LOW) or IN1 (HIGH); defaults HIGH when left open. 3.3 V Positive Supply Voltage for Digital Logic. 3.3 V supply for LVPECL output drivers. VDDP is for OUT, VDDP0 is for OUT0, and VDDP1 is for OUT1. Negative Supply Voltage, Connected to Ground Power Supply All VDD, VDDPx and GND Pins must be externally connected to appropriate power supply to guarantee proper operation. http://onsemi.com 2 NB4N7132 Table 3. ATTRIBUTES Characteristics Internal Input Pullup Resistor ESD Protection Moisture Sensitivity (Note 1) Flammability Rating Transistor Count Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test 1. For additional information, see Application Note AND8003/D. Oxygen Index: 28 to 34 Human Body Model Machine Model Value 96 kW > 1 kV > 100 V Level 3 UL 94 V-0 @ 0.125 in 268 Devices Table 4. MAXIMUM RATINGS Symbol VDD VINP VINT IOUT TC TA Tstg qJA qJC Tsol Positive Power Supply Input Voltage, PECL Input Voltage, TTL Output HIGH current, PECL Case temperature under bias Operating Temperature Range Storage Temperature Range Thermal Resistance (Junction-to-Ambient) Thermal Resistance (Junction-to-Case) Wave Solder Pb-Free 0 lfpm 500 lfpm (Note 2) Parameter Condition 1 GND = 0 V GND = 0 V GND = 0 V Min 0.5 -0.5 -0.5 -50 -55 -40 -65 TSSOP-28 TSSOP-28 Max 4.0 VDD + 0.5 VDD + 0.5 +50 +125 +85 +150 76 60 25 265 Unit V V V mA °C °C °C °C/W °C/W °C/W °C Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 2. JEDEC standard multilayer board - 2S2P (2 signal, 2 power). http://onsemi.com 3 NB4N7132 Table 5. DC CHARACTERISTICS VDD = 3.30 V $5%, GND = 0 V; TA = -40°C to +85°C Symbol VDD IDD PD DVIN DVOUT50 Characteristic Power Supply Voltage, 3.30 V $5% Power Supply Current (Outputs open) Power Dissipation; Outputs Open; VDD = VDDmax Receiver Differential Voltage Amplitude; (IN, IN0, IN1), AC-Coupled, Internally Biased to 1.2 V; Differential Measurement - (VINn+ - VINn-) Output Differential Voltage Swing, peak-peak; (OUT, OUT0, OUT1) Outputs loaded / terminated with 50 W to VDD – 2.0 V Differential Measurement - (VOUTn+ - VOUTn-) Output Differential Voltage Swing, peak-peak; (OUT, OUT0, OUT1) Outputs loaded / terminated with 75 W to VDD – 2.0 V Differential Measurement - (VOUTn+ - VOUTn-) 300 1000 Min 3.14 105 Typ Max 3.47 125 450 2600 mV 2200 mV 1200 2200 Unit V mA mW mV DVOUT75 LVCMOS/LVTTL INPUTS VIH VIL IIH IIL Input HIGH Voltage, TTL Input LOW Voltage, TTL Input HIGH Current, TTL; VIN = 2.4 V Input LOW Current, TTL; VIN = 0.5 V -100 2.0 0 VDD + 0.5 0.8 100 V V mA mA NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. Table 6. AC CHARACTERISTICS VDD = 3.3 V $5%, GND = 0 V -40°C to +85°C Symbol fIN / OUT tr/tf tPD TDJ Characteristic Input / Output Frequency Range Output rise and Fall Times (Note 3) Propagation Delay, IN to OUT Deterministic Jitter Added to Serial Input Up to 1.5 Gb/s; K28.5$ Pattern Min 1.0 140 0.375 Typ Max 1.5 175 4.0 40 Unit Gb/s ps ns ps pk-pk NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. 3. Measured 20% to 80% IN+/IN0+/IN1+/OUT+/OUT0+/OUT1+/tpd tpd tJ Figure 4. Timing Waveforms http://onsemi.com 4 NB4N7132 0.01mF TX+ R 0.01mF TXR SerDes 0.01mF RX+ RT RX0.01mF OI1O+ I1+ RT 0.01mF O1IR “R” is 150 W for both 100 W differential or 150 W differential traces. “RT” matches the differential impedance of the link. NB4N7132 0.01mF O1+ I+ RT R 0.01mF TXNB4N7132 0.01mF TX+ SerDes RT IO10.01mF RT I1O0.01mF RT RXI+ O1+ 0.01mF I1+ O+ 0.01mF RX+ Figure 5. NB4N7132 Application Interface Example IN+/IN- Input Functionality OEx Output Enable The differential inputs are internally biased to Y1.2 V. In a typical application, the differential inputs are capacitor-coupled and will swing symmetrically above and below 1.2 V, preserving a 50% duty cycle to the outputs. With this technique, the NB4N7132 will accept any differential input allowing for LVPECL, CML, LVDS, and HSTL input levels. OUT+ / OUT- Outputs The NB4N7132 incorporates output enable pins, OE0 and OE1, that work by powering down the output buffer and associated driving circuitry. Using this approach results in both differential outputs going HIGH, and a reduction in IDD current of approx. 29 mA for each disabled output pair. When OEx is LOW, outputs are disabled, OUTx+ and OUTx- are set HIGH. Power Supply Bypass information The OUT+ and OUT- outputs of the NB4N7132 are designed to drive differential transmission lines with nominally 50 W or 75 W characteristic impedance. These differential output buffers utilize positive emitter coupled logic (PECL) architecture, but they do not require DC output load resistors, and will operate properly with or without the resistors. A clean power supply will optimize the performance of the device. The NB4N7132 provides separate power supply pins for the digital circuitry (VDD) and LVPECL outputs (VDDPn). Placing a bypass capacitor of 0.01 mF to 0.1 mF on each VDD pin will help ensure a noise free VDD power supply. The purpose of this design technique is to try and isolate the high switching noise of the digital outputs from the relatively sensitive digital core logic. Resource Reference of Application Notes AND8002 AND8009 Marking and Date Codes ECLinPS Plus Spice I/O Model Kit ORDERING INFORMATION Device NB4N7132DTG NB4N7132DTR2G Package TSSOP-28 (Pb-Free) TSSOP-28 (Pb-Free) Shipping† 50 Units / Rail 2500 / Tape & Reel †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://onsemi.com 5 NB4N7132 PACKAGE DIMENSIONS 28 LEAD TSSOP DT SUFFIX CASE 948AA-01 ISSUE O 28 e 15 B DETAIL A PIN ONE LOCATION E1 E NOTES: 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994. 2. DIMENSIONS IN MILLIMETERS. 3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE “b” DIMENSION AT MAXIMUM MATERIAL CONDITION. 4. DATUMS A AND B TO BE DETERMINED AT DATUM PLANE H. MILLIMETERS MIN MAX --1.20 0.05 0.15 0.80 1.05 0.19 0.30 0.19 0.25 0.09 0.20 0.09 0.16 9.60 9.80 6.40 BSC 4.30 4.50 0.65 BSC 0.45 0.75 1.00 REF 0.09 --0.09 --0.20 --0_ 8_ 12 _REF 12 _REF 2X 0.20 C B A 0.05 0.10 C SEATING PLANE C c SECTION A-A ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT:  Literature Distribution Center for ON Semiconductor  P.O. Box 5163, Denver, Colorado 80217 USA  Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada  Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada  Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free  USA/Canada Europe, Middle East and Africa Technical Support:  Phone: 421 33 790 2910 Japan Customer Focus Center  Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative ÇÇÇÇÇ ÇÇÇÇÇ 1 14 A D A A2 A 28X A b 0.10 C B A A1 02 (b) H S R1 R c1 GAUGE PLANE DIM A A1 A2 b b1 c c1 D E E1 e L L1 R R1 S 01 02 03 ÇÇÇ ÉÉÉ ÇÇÇ ÉÉÉ ÇÇÇ b1 0.25 03 L (L1) 01 DETAIL A http://onsemi.com 6 NB4N7132/D