NB7LQ572MNR4G

NB7LQ572 2.5V / 3.3V Differential 4:1 Mux w/Input Equalizer to 1:2 LVPECL Clock/Data Fanout / Translator Multi−Level Inputs w/ Internal Termination The NB7LQ572 is a high performance differential 4:1 Clock/Data input multiplexer and a 1:2 LVPECL Clock / Data fanout buffer that operates up to 7 GHz / 11 Gbps respectively with a 2.5 V or 3.3 V power supply. Each INx/INx input pair incorporates a fixed Equalizer Receiver, which when placed in series with a Data path, will enhance the degraded signal transmitted across an FR4 backplane or cable interconnect. For applications that do not require Equalization, consider the NB7L572, which is pin−compatible to the NB7LQ572. The differential Clock / Data inputs have internal 50 W termination resistors and will accept differential LVPECL, CML, or LVDS logic levels. The NB7LQ572 incorporates a pair of Select pins that will choose one of four differential inputs and will produce two identical LVPECL output copies of Clock or Data. As such, the NB7LQ572 is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock/Data distribution applications. The two differential LVPECL outputs will swing 750 mV when externally loaded and terminated with a 50 W resistor to VCC – 2 V and are optimized for low skew and minimal jitter. The NB7LQ572 is offered in a low profile 5x5 mm 32−pin QFN Pb −Free package. Application notes, models, and support documentation are available at www.onsemi.com. The NB7LQ572 is a member of the GigaComm™ family of high performance clock products. Features http://onsemi.com MARKING DIAGRAM 1 1 32 QFN32 MN SUFFIX CASE 488AM NB7L Q572 AWLYYWWG G A = Assembly Location WL = Wafer Lot YY = Year WW = Work Week G = Pb−Free Package (Note: Microdot may be in either location) ORDERING INFORMATION See detailed ordering and shipping information on page 11 of this data sheet. • • • • • • • • Input Data Rate > 11 Gb/s Typical Data Dependent Jitter < 10 ps Maximum Input Clock Frequency > 7 GHz Typical Random Clock Jitter < 0.8 ps RMS Fixed Input Equalization Low Skew 1:2 LVPECL Outputs, < 15 ps max 4:1 Multi−Level Mux Inputs, accepts LVPECL, CML LVDS 160 ps Typical Propagation Delay • 50 ps Typical Rise and Fall Times • Differential LVPECL Outputs, 800 mV peak−to−peak, • • • • • • typical Operating Range: 2.5 $5% or 3.3 V $10% Internal 50 W Input Termination Resistors VREFAC Reference Output QFN−32 Package, 5mm x 5mm −40°C to +85°C Ambient Operating Temperature These are Pb−Free Devices © Semiconductor Components Industries, LLC, 2010 1 April, 2010 − Rev. 0 Publication Order Number: NB7LQ572/D NB7LQ572 Multilevel Inputs LVPECL, LVDS, CML IN0 VT0 IN0 50 W 50 W EQ0 0 VREFAC0 IN1 VT1 IN1 50 W 50 W LVPECL OUTPUTS Q0 Q0 4:1 MUX EQ1 1 VREFAC1 IN2 VT2 IN2 50 W 50 W EQ2 2 Q1 Q1 VREFAC2 IN3 VT3 IN3 50 W 50 W EQ3 3 VREFAC3 SEL0 SEL1 Figure 1. Simplified Block Diagram VREFAC3 VREFAC2 VT3 VT2 IN3 IN3 IN2 IN2 Exposed Pad (EP) Table 1. Input Select Function Table SEL1* 0 SEL0* 0 1 0 1 Clock / Data Input Selected IN0 Input Selected IN1 Input Selected IN2 Input Selected IN3 Input Selected 32 IN0 VT0 VREFAC0 IN0 IN1 VT1 VREFAC1 IN1 1 2 3 4 5 6 7 8 9 GND 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 GND VCC Q1 Q1 VCC NC SEL1 VCC 0 1 1 *Defaults HIGH when left open. 10 VCC 11 Q0 12 Q0 13 VCC 14 NC 15 SEL0 16 VCC Figure 2. Pinout: QFN−32 (Top View) http://onsemi.com 2 NB7LQ572 Table 2. PIN DESCRIPTION Pin Number 1, 4 5, 8 25, 28 29, 32 2, 6 26, 30 15 18 14, 19 10, 13, 16 17, 20, 23 11, 12 21, 22 9, 24 3 7 27 31 − Pin Name IN0, IN0 IN1, IN1 IN2, IN2 IN3, IN3 VT0, VT1 VT2, VT3 SEL0 SEL1 NC VCC Q0, Q0 Q1, Q1 GND VREFAC0 VREFAC1 VREFAC2 VREFAC3 EP − LVTTL/LVCMOS Input − − LVPECL Output I/O LVPECL, CML, LVDS Input Pin Description Noninverted, Inverted, Differential Clock or Data Inputs Internal 100 W Center−tapped Termination Pin for INx / INx Input Select pins, default HIGH when left open through a 94 kW pullup resistor. Input logic threshold is VCC / 2. See Select Function, Table 1. No Connect Positive Supply Voltage. Non−inverted, Inverted Differential Outputs. Negative Supply Voltage Output Voltage Reference for Capacitor−Coupled Inputs − The Exposed Pad (EP) on the QFN−32 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat−sinking conduit. The pad is electrically connected to the die, and must be electrically connected to GND. 1. In the differential configuration when the input termination pins (VT0, VT1, VT2, VT3) are connected to a common termination voltage or left open, and if no signal is applied on INx/INx input, then the device will be susceptible to self−oscillation. 2. All VCC and GND pins must be externally connected to a power supply for proper operation. http://onsemi.com 3 NB7LQ572 Table 3. ATTRIBUTES Characteristics ESD Protection RPU − SELx Input Pullup Resistor Moisture Sensitivity (Note 3) Flammability Rating Transistor Count Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test 3. For additional information, see Application Note AND8003/D. QFN−32 Oxygen Index: 28 to 34 Human Body Model Machine Model Value > 2 kV > 200 V 56 kW Level 1 UL 94 V−0 @ 0.125 in 268 Table 4. MAXIMUM RATINGS Symbol VCC VIN VINPP IOUT IIN IVREFAC TA Tstg qJA qJC Tsol Positive Power Supply Positive Input Voltage Differential Input Voltage |IN – IN| LVPECL Output Current Input current Through RT (50 W resistor) VREFAC Sink or Source Current Operating Temperature Range Storage Temperature Range Thermal Resistance (Junction−to−Ambient) (Note 4) Thermal Resistance (Junction−to−Case) (Note 4) Wave Solder v 20 sec 0 lfpm 500 lfpm QFN−32 QFN−32 QFN−32 Continuous Surge Parameter Condition 1 GND = 0 V GND = 0 V Condition 2 Rating −0.5 to +4.0 −0.5 to VCC +0.5 1.89 50 100 $40 $1.5 −40 to +85 −65 to +150 31 27 12 265 Unit V V V mA mA mA °C °C °C/W °C/W °C Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 4. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad. http://onsemi.com 4 NB7LQ572 Table 5. DC CHARACTERISTICS POSITIVE LVPECL OUTPUT VCC = 2.375 V to 2.625 V, 3.0 V to 3.6 V, GND = 0 V, Symbol POWER SUPPLY VCC ICC VOH Power Supply Voltage VCC = 2.5 V VCC = 3.3 V 2.375 3.0 2.5 3.3 100 2.625 3.6 125 V mA Characteristic Min Typ Max Unit TA = −40°C to +85°C (Note 5) Power Supply Current for VCC (Inputs and Outputs Open) Output HIGH Voltage (Note 6) VCC – 1145 1355 2155 VCC – 2000 500 1300 LVPECL OUTPUTS VCC = 2.5 V VCC = 3.3 V VCC = 2.5 V VCC = 3.3 V VCC – 900 1600 2400 VCC − 1700 800 1600 VCC – 800 1700 2500 VCC – 1500 1000 1800 mV VOL Output LOW Voltage (Note 6) mV DIFFERENTIAL CLOCK INPUTS DRIVEN SINGLE−ENDED (Note 7) (Figures 9 and 10) VIH VIL Vth VISE VREFAC VREFAC VIHD VILD VID VCMR IIH IIL VIH VIL IIH IIL RTIN Output Reference Voltage (100 mA Load) VCC – 1300 1200 0 100 1150 −150 −150 VCC – 1100 VCC – 900 VCC VIHD – 100 1200 VCC – 50 150 150 mV Single−ended Input HIGH Voltage Single−ended Input LOW Voltage Input Threshold Reference Voltage Range (Note 8) Single−ended Input Voltage (VIH – VIL) Vth + 100 GND 1100 200 VCC Vth – 100 VCC – 100 VCC mV mV mV mV DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (Note 9) (Figures 11 and 12) Differential Input HIGH Voltage (INx, INx) Differential Input LOW Voltage (INx, INx) Differential Input Voltage (INx, INx) (VIHD – VILD) Input Common Mode Range (Differential Configuration) (Note 10) (Figure 13) Input HIGH Current INx/INx (VTx/VTx Open) Input LOW Current INx/INx (VTx/VTx Open) Input HIGH Voltage for Control Pin Input LOW Voltage for Control Pin Input HIGH Current Input LOW Current mV mV mV mV mA mA V V mA mA CONTROL INPUT (SELx Pin) 2.0 GND −150 −150 VCC 0.8 150 150 TERMINATION RESISTORS Internal Input Termination Resistor (Measured from INx to VTx) 45 50 55 W NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. 5. Input and Output parameters vary 1:1 with VCC. 6. LVPECL outputs loaded with 50 W to VCC − 2 V for proper operation. 7. Vth, VIH, VIL,, and VISE parameters must be complied with simultaneously. 8. Vth is applied to the complementary input when operating in single−ended mode. 9. VIHD, VILD, VID and VCMR parameters must be complied with simultaneously. 10. VCMR min varies 1:1 with GND, VCMR max varies 1:1 with VCC. The VCMR range is referenced to the most positive side of the differential input signal. http://onsemi.com 5 NB7LQ572 Table 6. AC CHARACTERISTICS VCC = 2.375 V to 2.625 V, 3.0 V to 3.6 V, GND = 0 V, TA = −40°C to +85°C (Note 11) Symbol fMAX fDATAMAX fSEL VOUTPP tPLH, tPHL tPD Tempco tskew tDC FN Characteristic Maximum Input Clock Frequency Maximum Operating Data Rate Maximum Toggle Frequency, SELx Output Voltage Amplitude (@ VINPPmin) fin ≤ 6 GHz (Note 11) (Figures 3 and 14) Propagation Delay to Differential Outputs Measured at Differential Crosspoint INx/INx to Qx/Qx @1 GHz @ 50 MHz SELn to Qx VOUT w 400 mV NRZ, (PRBS23) Min 6 10 4 400 75 Typ 7 11 10 800 160 5 100 0 30 fin = 1 GHz 10 kHz 100 kHz 1 MHz 10 MHz 20 MHz 45 50 −135 −136 −148 −148 −148 40 0.2 0.8 10 0.7 100 25 50 1200 75 15 100 55 250 10 Max Unit GHz Gbps MHz mV ps ns Dfs/°C ps % dBc Differential Propagation Delay Temperature Coefficient Output – Output skew (within device) (Note 13) Device – Device skew (tpdmax – tpdmin) Output Clock Duty Cycle (Reference Duty Cycle = 50%) Phase Noise, fC = 1 GHz tJIT(F) tJITTER Phase Jitter (RMS) (Figure 7) fC = 1 GHz, 12 kHz − 20 MHz Random Clock Jitter, RJ(RMS), (Note 14) Deterministic Jitter, DJ (Note 15) fIN v 7 GHz fIN v 10 Gbps fs ps ps mV ps Crosstalk Induced Jitter (RMS) (Adjacent Channel) (Note 16) VINPP tr,, tf Input Voltage Swing (Differential Configuration) (Note 17) Output Rise/Fall Times @ 1 GHz; (20% − 80%), Qx, Qx NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. 11. Measured using a VINPPmin source, 50% duty cycle clock source. All output loading with external 50 W to VCC − 2 V. Input edge rates 40 ps (20% − 80%). 12. Output voltage swing is a single−ended measurement operating in differential mode. 13. Skew is measured between outputs under identical transitions and conditions. Duty cycle skew is defined only for differential operation when the delays are measured from cross−point of the inputs to the cross−point of the outputs. 14. Additive RMS jitter with 50% duty cycle clock signal. 15. Additive Peak−to−Peak data dependent jitter with input NRZ data at PRBS23. 16. Crosstalk is measured at the output while applying two similar clock frequencies that are asynchronous with respect to each other at the inputs. 17. Input voltage swing is a single−ended measurement operating in differential mode. 900 OUTPUT VOLTAGE AMPLITUDE (mV) 800 700 600 500 400 300 200 100 0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 fin, CLOCK INPUT FREQUENCY (GHz) 9.0 Q AMP (mV) Figure 3. Clock Output Voltage Amplitude (VOUTPP) vs. Input Frequency (fin) at Ambient Temperature (Typical) http://onsemi.com 6 NB7LQ572 126 mV/DIV 95 ps/DIV 126 mV/DIV 37.5 ps/DIV Figure 4. Typical Output Waveform at 2 GHz (VINPP = 175 mV, VCC = 2.38 V) Figure 5. Typical Output Waveform at 5 GHz (VINPP= 175 mV, VCC = 2.38 V) Digital Oscilloscope NB7LQ572 Equalizer Receiver FR4 = 12” Backplane Signal Generator Q 50W Q 50W NB7LQ572 INPUT NB7LQ572 OUTPUT 26 mV/div 56 ps/div 126 mV/div 56 ps/div Typical Input Waveform at 3 Gbps with PRBS23 after 12 in FR4 (VINPP = 175 mV, VCC = 2.38 V) Typical Output Waveform at 3 Gbps with PRBS23 after 12 in FR4 (VINPP = 175 mV, VCC = 2.38 V) NB7LQ572 INPUT NB7LQ572 OUTPUT 26 mV/div 25.5 ps/div 126 mV/div 25.5 ps/div Typical Input Waveform at 6.5 Gbps with PRBS23 after 12 in FR4 (VINPP = 175 mV, VCC = 2.38 V) Typical Output Waveform at 6.5 Gbps with PRBS23 after 12 in FR4 (VINPP = 175 mV, VCC = 2.38 V) Figure 6. Typical NB7LQ572 Equalizer Application and Interconnect; Eye Diagrams with PRBS23 Pattern at 3 Gbps and 6.5 Gbps after 12 inches of FR4 http://onsemi.com 7 NB7LQ572 Figure 7. Typical Phase Noise Plot at fcarrier = 1 GHz The phase noise plot was captured using an Agilent E5052A which shows additive phase noise of the NB7LQ572 at 1 GHz, an operating voltage of 2.5 V at room temperature. The RMS Phase Jitter contributed by the device (integrated between 12 kHz and 20 MHz) is 35 fs. The input source used for the phase noise measurement is an Agilent E8663B. http://onsemi.com 8 NB7LQ572 VCC VIH INx 50 W VTx 50 W INx Vth Vth VIL IN IN Figure 8. Input Structure Figure 9. Differential Input Driven Single−Ended VCC Vthmax VIHmax VILmax IN VIH Vth VIL VIHmin VILmin IN Vth Vthmin GND IN Figure 10. Vth Diagram Figure 11. Differential Inputs Driven Differentially VCC VCMmax VID = |VIHD(IN) − VILD(IN)| VIHD VILD VCMmin IN VCMR IN VIHDmax VILDmax VIHDtyp VILDtyp VIHDmin VILDmin VID = VIHD − VILD IN IN GND Figure 12. Differential Inputs Driven Differentially Figure 13. VCMR Diagram IN VINPP = VIH(IN) − VIL(IN) IN Q VOUTPP = VOH(Q) − VOL(Q) Q tPHL tPLH Q Q SELx VCC / 2 VCC / 2 tpd tpd Figure 14. AC Reference Measurement Figure 15. SELx to Qx Timing Diagram http://onsemi.com 9 NB7LQ572 VCC VCC VCC VCC Z o = 50 W LVPECL Driver VT = VCC − 2.0 V NB7LQ572 IN 50 W 50 W LVDS Driver Z o = 50 W VT = OPEN NB7LQ572 IN 50 W 50 W Z o = 50 W CLKx GND IN Z o = 50 W CLKx GND GND IN GND Figure 16. LVPECL Interface Figure 17. LVDS Interface VCC VCC VCC VCC Z o = 50 W CML Driver VT = VCC NB7LQ572 IN 50 W 50 W Differential Driver Z o = 50 W VT = VREFAC* NB7LQ572 IN 50 W 50 W Z o = 50 W IN Z o = 50 W IN GND GND GND GND Figure 18. Standard 50 W Load CML Interface Figure 19. Capacitor−Coupled Differential Interface (VT Connected to External VREFAC) *VREFAC bypassed to ground with a 0.01 mF capacitor. ZO = 50 W Q Driver Device ZO = 50 W Q 50 W 50 W D D Receiver Device VTT VTT = VCC − 2.0 V Figure 20. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D − Termination of ECL Logic Devices) http://onsemi.com 10 NB7LQ572 DEVICE ORDERING INFORMATION Device NB7LQ572MNG NB7LQ572MNR4G Package QFN−32 (Pb−Free) QFN−32 (Pb−Free) Shipping† 74 Units / Rail 1000 / Tape & Reel †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://onsemi.com 11 NB7LQ572 PACKAGE DIMENSIONS QFN32 5*5*1 0.5 P CASE 488AM−01 ISSUE O D A B 2X 2X 0.15 C 0.15 C 0.10 C 32 X 0.08 C L 32 X 32 X b 0.10 C A B 0.05 C BOTTOM VIEW 0.28 32 X 28 X GigaComm is a trademark of Semiconductor Components Industries, LLC (SCILLC). ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone : 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5773−3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative ÉÉ ÉÉ TOP VIEW SIDE VIEW 9 8 PIN ONE LOCATION E NOTES: 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM TERMINAL 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. MILLIMETERS MIN NOM MAX 0.800 0.900 1.000 0.000 0.025 0.050 0.200 REF 0.180 0.250 0.300 5.00 BSC 2.950 3.100 3.250 5.00 BSC 2.950 3.100 3.250 0.500 BSC 0.200 −−− −−− 0.300 0.400 0.500 (A3) A A1 C EXPOSED PAD 16 SEATING PLANE DIM A A1 A3 b D D2 E E2 e K L SOLDERING FOOTPRINT* 5.30 3.20 D2 K 17 32 X E2 1 32 25 24 0.63 32 X e 3.20 5.30 0.50 PITCH *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. http://onsemi.com 12 NB7LQ572/D