0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
NCP373MU04TXG

NCP373MU04TXG

  • 厂商:

    ONSEMI(安森美)

  • 封装:

    UFLGA12_EP

  • 描述:

    IC CTLR OVP POS & NEG 12-LLGA

  • 数据手册
  • 价格&库存
NCP373MU04TXG 数据手册
NCP373 Overvoltage Up to +30 V and Down to -30 V with Load Switch Function NCP373 is an over−voltage and over−current protection device. From IN to VBUS , the part acts as a load switch protection, with programmable current regulation. The current protection is externally adjustable, up to 400 mA or 1300 mA, depending on selected version. Additional voltage protection is available, from VBUS to IN. Due to built−in low RDS(on) NMOS FET, the host system is protected against positive and negative voltages up to ±28 V. The embedded over−current and over−voltage protection allow the device to sustain extreme conditions from short circuit on USB connector, or defective WA or USB port. Because to the NCP373 using internal NMOS, the system cost and the PCB area of the application board are minimized. NCP373 provides a negative going flag (FLAG) output, which alerts the system that a fault has occurred. Features • • • • • • • • • • • • • Adjustable Over−current Over−voltage Protection Up to 28 V and Down to −28 V Logic pins EN and DIR Thermal Shutdown On−chip low RDS(on) NMOS Transistors Over−voltage Lockout (OVLO) Soft−start Real Shutdown Mode Alert FLAG Output Compliance to IEC61000−4−2 (Level 4) 8 kV (Contact) 15 kV (Air) ESD Ratings: Machine Model = B Human Body Model = 2 12 Leads LLGA 3X3 mm Package These are Pb−Free Devices http://onsemi.com MARKING DIAGRAM 1 XXXX ALYWG G 12 PIN LLGA MU SUFFIX CASE 513AK A = Assembly Location L = Wafer Lot Y = Year W = Work Week G = Pb−Free Package (Note: Microdot may be in either location) VBUS 1 12 NC VBUS 2 11 IN GND 3 10 FLAG RES1 4 RES2 RES3 NCP373 9 DIR 5 8 EN 6 7 Ilim (Top View) ORDERING INFORMATION See detailed ordering, marking and shipping information in the package dimensions section on page 9 of this data sheet. Typical Applications • • • • USB ports Tablets Set Top Box Cell Phones © Semiconductor Components Industries, LLC, 2013 May, 2013 − Rev. 2 1 Publication Order Number: NCP373/D NCP373 NCP373 POWER SUPPLY IN 4.7 mF 1 LDO 3.3V IN OUT VBUS VBUS GND RES RES RES IN FLAG DIR REV Ilim 1 mF 1 mF 3 VCC GND USB HOST CONTROLLER 2 STATUS EN SYS SYSTEM CRTL_IN[x:0] DATA_IN[x:0] CRTL[x:0] DATA[x:0] 1 VBUS(sense) D+ D− GND 5 2 3 4 VBUS D+ D− GND USB PORT 10 10 USB PORT 12 11 CRTL_OUT[x:0] DATA_OUT[x:0] VCC 12 CRTL[x:0] 11 DATA[x:0] GND VBUS(sense) D+ D− GND GND 5 2 3 4 USB TRANSCEIVER USB TRANSCEIVER GND VBUS D+ D− GND VCC 1 120 mF Upstream USB Port Downstream USB Port Figure 1. Typical Host Application Circuit D+ D− D+ PHY (Transceiver) Ctr D− LDO Vbus VBUS D+ D− GND USB PORT VBUS D+ D− GND NCP373 Wall Adapter 1mF1 10k VBUS VBUS IN GND /FLAG RES /DIR RES /EN RES Ilim CCCV CHARGER FLAG DIR REV LI+BATTERY SYSTEM Wall Adapter Rlimit 1 FLAG 4.7mF1 DIR REV Ctr GND Figure 2. Typical Portable Application Circuit http://onsemi.com 2 NCP373 FUNCTIONAL BLOCK DIAGRAM Exposed pad − Pad 1 IN– Pin11 VBUS– Pins1and2 Gate 2 Driver : Negative voltage and reverse current protection Gate 1 Driver : Positve voltage OCP block ILIM– Pin7 Core negative voltage protection LDO VREF Charge Pump UVLO OVLO RES1– Pin4 5.5V Control logic and Timer EN block Trim RES2 – Pin5 RES3 – Pin6 Thermal Shutdown /EN– Pin8 Not Connected – Pin10 /DIR– Pin9 GND– Pin3 FLAG– Pin10 Figure 3. Functional Block Diagram PIN FUNCTION DESCRIPTION Pin Pin Name Type Description 1,2 VBUS POWER VBUS voltage pins: must be hardwired together on the PCB. These pins are connected to the VBUS connector, and are protected against positive and negative overvoltage events. A 1 mF low ESR ceramic capacitor, or larger, must be connected between these pins and GND. 3 GND POWER Ground 4 RES1 INPUT Reserved pin. Must be connected to GND potential and used for IC test. 5 RES2 INPUT Reserved pin. Must be connected to GND potential and used for IC test. 6 RES3 INPUT Reserved pin. Must be connected to GND potential and used for IC test. 7 Ilim OUTPUT Current Limit Pin. This pin provides the reference, based on the internal band−gap voltage reference, to limit the over current, across internal N−MOSFET. A 0.1% tolerance resistor shall be used to get the highest accuracy of the Over Current Limit. http://onsemi.com 3 NCP373 PIN FUNCTION DESCRIPTION Pin Pin Name Type Description 8 EN INPUT Enable Pin. In combination with DIR, the internal NMOSes are turned on if Battery is applied on the IN pins. (See logic table) In enable mode, the internal Over−Current protection is activated from IN to VBUS. When enable mode is disabled, the NCP373 current consumption, into IN pin, is drastically decreased to limit current leakage of the self powered devices. 9 DIR INPUT Direct Mode pin. This pin can be used, in combination with Enable pin, for the front end protection applications like wireless devices. In this case, the part can be used as +/− OVP only. See logic table. 10 FLAG OUTPUT Fault indication pin. This pin allows an external system to detect fault condition. The FLAG pin goes low when input voltage exceeds OVLO threshold or drops below UVLO threshold (charging mode), charge current from IN to VBus exceeds current limit or internal temperature exceeds thermal shutdown limit. Since the FLAG pin is open drain functionality, an external pull up resistor to VBat must be added (10 kW minimum value). 11 IN POWER IN pin. In Front end application this pin is connected to CCCV device input or PMIC input. In host application, this pin is connected to upstream DCDC. This pin is used as power supply of the core and current from IN to VBUS is then limited to the external 12 NC NA 13 PAD1 POWER Not internally connected. Can be connected to any potential. Drain connection of the back to back MOSFET’s. This exposed pad mustn’t be connected to any other potential and must be used for thermal dissipation of the internal MOSFETs. MAXIMUM RATINGS Rating Minimum Voltage (VBus to GND) Minimum Voltage (All others to GND) Maximum Voltage (VBus to GND) Symbol Value Unit VminVBUS −30 V Vmin −0.3 V VmaxVBUS 30 V Maximum Voltage (IN to GND) VmaxIN 10 V Maximum Voltage (VBus to Vin) VmaxVBUS−VIN ±30 V Vmax 7 V 500 500 mA mA 2 1.5 A A RqJA 200 °C/W Operating Ambient Temperature Range TA −40 to +85 °C Storage Temperature Range Tstg −65 to +150 °C Maximum Voltage (All others to GND) Maximum DC current NCP373MU04TXG Charge Mode Vbus Mode NCP373MU13TXG Charge Mode Vbus Mode Iin Thermal Resistance, Junction−to−Air, (Note 1) Junction Operating temperature TJ 150 °C ESD Withstand Voltage (IEC 61000−4−2) Human Body Model (HBM), Model = 2, (Note 2) Machine Model (MM) Model = B, (Note 3) Vesd 15 kV air, 8 kV contact 2000 V 200 V kV V V Moisture Sensitivity MSL Level 1 Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. The RqJA is highly dependent on the PCB heat sink area (connected to PAD1). See PCB recommendation paragraph. 2. Human Body Model, 100 pF discharged through a 1.5 kW resistor following specification JESD22/A114. 3. Machine Model, 200 pF discharged through all pins following specification JESD22/A115. http://onsemi.com 4 NCP373 ELECTRICAL CHARACTERISTICS Min / Max limits values (−40°C < TA < +85°C) and IN = +5 V (Unless otherwise noted). Typical values are TA = +25°C Characteristics Symbols Input Voltage Range Vin Vbus Voltage Range Vvbus Conditions Min Typ Max Unit 2.5 5.5 V All modes −28 28 V All modes IN = 5 V −23 Under Voltage Lockout Threshold UVLO Vbus falls down UVLO threshold Disable, Charge mode and Enhance Modes 2.6 2.7 2.8 V Under Voltage Lockout Hysteresis UVLOhyst Vbus rises up UVLO threshold + UVLOhyst 45 60 75 mV Over voltage Lockout threshold Over Voltage Lockout Hysteresis Vbus versus IN Resistance IN versus Vbus Resistance Quiescent Current Standby Current Current limit FLAG Output Low Voltage FLAG Leakage Current DIR Voltage High DIR Voltage Low DIR Leakage current OVLO Vbus rises up OVLO threshold 5.6 5.77 5.9 V OVLOhyst Vbus falls down to OVLO – OVLOhyst 45 65 90 mV RDson Vbus = 5 V, or IN = 5 V Direct Mode, Load connected to Vout NCP373MU04TXG NCP373MU13TXG 200 130 300 220 IddIN No load. Vbus mode, Vin= 5 V 200 315 mA IddSTD No load, IN = 5 V. Standby mode, No Vbus 0.02 1 mA IOCP IN = 5 V, Load on Vbus, Vbus mode RILIM = 0 W NCP373MU04TXG NCP373MU13TXG Volflag Fault mode Sink 1 mA on FLAG pin FLAGleak FLAG level = 5.5 V Vih EN Voltage Low Vol Thermal Shutdown Hysteresis 330 1100 400 1300 470 1500 400 1 nA 0.4 DIR = 5.5 V 300 V 0.4 EN = 5.5 V V nA 1.2 ENleak mV V Vol Vih Thermal Shutdown temperature mA 1.2 DIRleak EN Voltage High EN Leakage current mW V 300 nA TSD 150 °C TSDHYST 30 °C TIMINGS Vbus MODE TonVbus IN ≥ 2.5 V, from EN = 1.2 to 0.4 to Vbus ≥ 0.3 V Vbus Mode 0.6 1.2 1.8 ms Tstartvbus From IN ≥ 0.3 V FLAG = 1.2 V, Vbus Mode 0.6 1.2 1.8 ms Rearming Delay tRRD IN > .2.5 V, Rin = 1 W Vbus Mode, after fault 15 30 45 ms Over Current Regulation Time treg IN > 2.6, Vbus > 0.3 V Vbus Mode 0.5 1.2 1.8 ms OCP delay time tOCP From I Vbus > Ilim, 1 A/1 ms Start Up Delay FLAG going up Delay NOTE: Electrical parameters are guaranteed by correlation across the full range of temperature. http://onsemi.com 5 5 ms NCP373 ELECTRICAL CHARACTERISTICS Min / Max limits values (−40°C < TA < +85°C) and IN = +5 V (Unless otherwise noted). Typical values are TA = +25°C Characteristics Symbols Conditions Min Typ Max Unit TVbusDIS From EN = 0.4 V to 1.2 V, to Vbus < 0.3 V. IN = 5 V 2.5 toff From IN > OVLO to Vbus ≤ 0.3 V Vin increasing from 5 V to 8 V at 3 V/ms 1.5 5 ms ton From Vbus > UVLO to IN = 0.3 V , charging mode 15 30 45 ms tstart From IN>0.3V to FLAG = 1.2 V 15 30 45 ms toff From Vbus > OVLO to IN ≤ 0.3 V Vin increasing from 5 V to 8V at 3V/ms 1.5 5 ms Alert delay tstop From Vbus > OVLO to FLAG ≤ 0.4 V See Figures 3and 9 Vin increasing from 5 V to 8 V at 3 V/ms 1.5 ms Disable time tdis EN = 1.2 V, From DIR = 0.4 to 1.2 V to IN ≤ 0.3 V 2.5 ms TIMINGS Vbus MODE Vbus Disable time Turn off delay ms CHARGING MODE Start Up Delay FLAG going up Delay Turn off delay NOTE: Electrical parameters are guaranteed by correlation across the full range of temperature. TYPICAL OPERATING CHARACTERISTICS Operation the output remains disabled until the input voltage exceeds OVLO (Vbus pin). The OVLO comparator is available in all modes. Additional OVLO thresholds ranging from OVLO can be manufactured. Please contact your ON Semiconductor representative for further information. FLAG output is tied to low until Vin is higher than OVLO. This circuit has a built−in hysteresis to provide noise immunity to transient conditions. The NCP373acts as an over−voltage in charge mode, when wall adapter or Vbus cable is connected to Vbus pin of the device. The downstream system (transceiver, CCCV charger..) are protected up to +30 V if charging voltage exceeds OVLO threshold (5.77 V). Thanks to a back to back architecture, the Vbus pin is also protected against reverse polarity connection, coming from wrong USB cables. This negative protection acts down to −30 V. In disable mode (EN = 1, DIR = 1), there is no current consumption on IN pin and MSOFETs are turned off (Vbus cable disconnected) The NCP373 provides over−current from IN to Vbus by selecting Vbus mode. To active Vbus mode (USB port on), the EN pin must be tied low. In this case, MOSFET are turned on and current is measure in the branch. If the sinking current on the Vbus pin is above the programmed current on Ilim pin (can be programmed up to 400 mA), the Vbus current is regulated around Iocp during treg time. If the overload is present at the end of this timer, the MOSFET are turned off and automatic rearming cycle is activated. With Treg/Trrd cycle until overload is present. Over−Current protection (OCP) This device integrates over current protection function, from IN to Vbus port (400 mA version and 1300 mA version). That means the current across the internal NMOS is regulated when the value, set by external Rlim resistor, exceeds Ilimit during an internal timer. An internal resistor is placed in series with the pin allowing to have a maximum OCP value when I lim pin is directly connected to GND. By adding external resistors in series with I lim and GND, the OCP value is decreased. The Rlim tolerance is important to keep a good accuracy. So a value between 0.1% and 1% won’t have an impact on the OCP accuracy. Nevertheless, the higher Rlim value, the lower Over current protection accuracy. Indeed, the current is measured by a voltage comparator on a serial resistance. If this voltage drop comes very small, the offset of the internal comparator will have an impact on Over−voltage Lockout (OVLO) To protect the connected system on IN pins, from external over−voltage coming from USB connector or Wall Adapter, through Vbus pin , the device has a built−in over−voltage lock out (OVLO) circuit. During over−voltage condition, http://onsemi.com 6 NCP373 into account the fault event and then disable reverse charge path. the accuracy. So a division by more than three times with Rlim will degrade drastically the overcurrent accuracy. The current limit calculation formula for the NCP373MU04TXG is: R LIM04 + ǒ I OCP The current limit NCP373MU13TXG is: R LIM13 + Ǔ 11521 * 29035 calculation ǒ Ǔ 37717 I OCP To access to the Vbus mode, DIR pin must be tied to high (>1.2) and EN must be tied from high to low (< 0.4 V). In that case, the core of the NCP373 will be supplied by the IN, with a 2.5 V minimum voltage and 5.5 V maximum voltage. In this state, OCP, OVLO and thermal modes are available. W formula * 29035 VBus Mode for the W During over current event, NMOSes are opened and FLAG output is tied to low, allowing the mController to take IN Vbus ton tstart FLAG tREG IREV Ilim EN {} {} tRRD ID Over Current in Vbus Transceiver DIR Figure 4. Over Current Protection Sequence In Vbus Mode, FLAG pin remains available, allowing the mcontroller to have a status regarding over−voltage condition, over−current condition or thermal shutdown condition. http://onsemi.com 7 NCP373 Vbus tON IN Battery output FLAG DIR EN Transciever Transciever Downstream Vbus connection Figure 5. FLAG Status in Vbus Mode Logic Inputs DIR pin disconnects IN pin from Vbus pin. DIR does not overdrive an OVLO or UVLO fault (FLAG status is still available). To enable Charge operation (Charge Mode), the DIR pin shall be forced to low and EN to high. A high level on the Table 1. TABLE SELECTION OF CHARGE MODES Protection DIR EN MODE OVP @ VBUS (+28 V, −28 V, OVLO 5.77 V) 0 0 NA NA NA NA 0 1 Charge Yes NA NA 1 0 VBUS Yes Yes NA 1 1 Disable Yes (out off) NA NA Negative Voltage and Reverse Current OCP (IN to VBUS) OCP (VBUS to IN) in order to instantaneously decrease the device temperature. The thermal threshold has been set at 150°C. FLAG is then tied to low to inform the MCU. As the thermal hysteresis is 30°C, the MOSFET will be closed as soon the device temperature falls down to 120°C. If the fault event is still present, the temperature increase one more time and engages the thermal shutdown one more time until fault event disappeared. The device protects the system connected on IN pin from negative voltage occurring on Vbus pin, down to −28 V. When a negative voltage occurs, the IN pins are disconnected from Vbus pins. This negative protection is available in all modes Thermal Shutdown Protection In case of internal overheating, the integrated thermal shutdown protection allows to open the internal MOSFET http://onsemi.com 8 NCP373 1.00 0.90 Power Curve with PCB cu thk 1 oz 200 0.80 Power Curve with PCB cu thk 2 oz 150 0.70 0.60 0.50 100 0.40 qJA Curve with PCB cu thk 2 oz 50 0 0.30 0.20 qJA Curve with PCB cu thk 1 oz 0 100 200 300 400 0.10 500 600 0.00 700 TOTAL POWER INTO PACKAGE (W) MAXIMUM qTA (°C/W) 250 COPPER HEAT SPREAD AREA (mm2) Figure 6. Copper Heat Spread Area ESD Tests PCB Recommendations The NCP373 conforms to the IEC61000−4−2, level 4 on the Input pin. A 1 mF (I.E Murata GRM188R61E105KA12D) must be placed close to the IN pins. If the IEC61000−4−2 is not a requirement, a 100 nF/25 V must be placed between IN and GND. The above configuration supports 15 kV (Air) and 8 kV (Contact) at the input per IEC61000−4−2 (level 4). Please refer to Figure 7 for the IEC61000−4−2 electrostatic discharge waveform. The under PAD1 of the NCP373 package shall be connected to an isolated PCB area to increase the heat transfer if necessary for an application standpoint. In any case, the PAD1 shall be not connected to any other potential or GND than the isolated extra copper surface. Following figure shows copper area according to RqJA and allows the design of the transfer plane connected to PAD1. Figure 7. Ipeak = f(t)/IEC61000−4−2 ORDERING INFORMATION Marking Order Current Limit Package Shipping† NCP373MU04TXG NCAI 400 mA LLGA12 3 x 3 mm (Pb−Free) 3000 Tape / Reel NCP373MU13TXG NC13 1300 mA LLGA12 3 x 3 mm (Pb−Free) 3000 Tape / Reel Device †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://onsemi.com 9 MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS LLGA12 3x3, 0.5P CASE 513AK−01 ISSUE O DATE 28 JUN 2007 1 SCALE 4:1 PIN ONE REFERENCE 2X 0.15 C 2X ÇÇÇ ÇÇÇ ÇÇÇ 0.15 C NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. A B D E DIM A A1 b D D2 E E2 e K L TOP VIEW 0.10 C A 12X 0.08 C A1 GENERIC MARKING DIAGRAM* SIDE VIEW C SEATING PLANE XXXXX XXXXX ALYWG G D2 1 12X 12X 6 K L e A = Assembly Location L = Wafer Lot Y = Year W = Work Week G = Pb−Free Package (Note: Microdot may be in either location) E2 12 7 12X b BOTTOM VIEW MILLIMETERS MIN MAX 0.50 0.60 0.00 0.05 0.20 0.30 3.00 BSC 2.60 2.80 3.00 BSC 1.90 2.10 0.50 BSC 0.20 −−− 0.25 0.35 *This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “ G”, may or may not be present. 0.10 C A B 0.05 C NOTE 3 SOLDERING FOOTPRINT* 3.30 12X 0.50 1 0.50 PITCH 0.43 2.75 11X 0.30 2.05 DIMENSIONS: MILLIMETERS *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. DOCUMENT NUMBER: DESCRIPTION: 98AON24833D Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red. 12 PIN LLGA, 3 X 3 X 0.55T, 0.5P PAGE 1 OF 1 ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. © Semiconductor Components Industries, LLC, 2019 www.onsemi.com onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba “onsemi” or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided “as−is” and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. “Typical” parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com onsemi Website: www.onsemi.com ◊ TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800−282−9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative
NCP373MU04TXG 价格&库存

很抱歉,暂时无法提供与“NCP373MU04TXG”相匹配的价格&库存,您可以联系我们找货

免费人工找货