74ACT138MTR

74ACT138 3 TO 8 LINE DECODER (INVERTING) ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4µA(MAX.) at TA=25°C COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.), V IL = 0.8V (MAX.) 50Ω TRANSMISSION LINE DRIVING CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 24mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC (OPR) = 4.5V to 5.5V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 138 IMPROVED LATCH-UP IMMUNITY DIP TSSOP ORDER CODES DESCRIPTION The 74ACT138 is an advanced high-speed CMOS 3 TO 8 LINE DECODER (INVERTING) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS tecnology. If the device is enabled, 3 binary select inputs (A, B, and C) determine which one of the outputs will go low. If enable input G1 is held low or either G2A or G2B is held high, the decoding function is inhibited and all the 8 outputs go to high. ) s ( ct SOP PACKAGE TUBE DIP SOP TSSOP 74ACT138B 74ACT138M ) s t( T&R o r P c u d 74ACT138MTR 74ACT138TTR Three enable inputs are provided to ease cascade connection and application of address decoders for memory systems. The device is designed to interface directly High Speed CMOS systems with TTL, NMOS and CMOS output voltage levels. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage. e t le o s b O - u d o r P e PIN CONNECTION AND IEC LOGIC SYMBOLS t e l o s b O April 2001 1/10 74ACT138 INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION PIN No SYMBOL 1, 2, 3 4, 5 6 15, 14, 13, 12, 11, 10, 9, 7 8 16 A, B, C G2A, G2B G1 Y0 to Y7 GND VCC NAME AND FUNCTION Address Inputs Enable Inputs Enable Input Outputs Ground (0V) Positive Supply Voltage TRUTH TABLE INPUTS OUTPUTS ENABLE SELECT G2B G2A G1 C B A Y0 Y1 Y2 Y3 Y4 X X H L L L L L L L L X H X L L L L L L L L L X X H H H H H H H H X X X L L L L H H H H X X X L L H H L L H H X X X L H L H L H L H H H H L H H H H H H H H H H H L H H H H H H H H H H H L H H H H H H H H H H H L H H H H H H H H H H H L H H H ) s ( ct X : Don’t Care o s b O - u d o LOGIC DIAGRAM r P e t e l o s b O This logic diagram has not be used to estimate propagation delays 2/10 r P e t le uc Y5 od H H H H H H H H L H H ) s t( Y6 Y7 H H H H H H H H H L H H H H H H H H H H H L 74ACT138 ABSOLUTE MAXIMUM RATINGS Symbol VCC Parameter Value Supply Voltage Unit -0.5 to +7 V -0.5 to VCC + 0.5 -0.5 to VCC + 0.5 V DC Input Diode Current ± 20 mA IOK DC Output Diode Current ± 20 mA IO DC Output Current ± 50 mA ± 400 mA VI DC Input Voltage VO DC Output Voltage IIK ICC or IGND DC VCC or Ground Current Tstg Storage Temperature TL Lead Temperature (10 sec) V -65 to +150 °C 300 °C Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. RECOMMENDED OPERATING CONDITIONS Symbol VCC Parameter Value Unit uc Supply Voltage 4.5 to 5.5 VI Input Voltage 0 to VCC VO Output Voltage Top Operating Temperature dt/dv 1) VIN from 0.8V to 2.0V ) s ( ct d o r P e let Input Rise and Fall Time VCC = 4.5 to 5.5V (note 1) ) s t( V V 0 to VCC V -55 to 125 °C 8 ns/V o s b O - u d o r P e t e l o s b O 3/10 74ACT138 DC SPECIFICATIONS Test Condition Symbol VIH Parameter High Level Input Voltage VIL Low Level Input Voltage VOH High Level Output Voltage VOL Low Level Output Voltage II ICCT Input Leakage Current Max ICC/Input TA = 25°C VCC (V) 4.5 5.5 4.5 VO = 0.1 V or VCC-0.1V Max. -40 to 85°C -55 to 125°C Min. Min. Min. Typ. Max. 2.0 1.5 2.0 2.0 1.5 1.5 2.0 0.8 0.8 0.8 1.5 0.8 0.8 0.8 2.0 2.0 V 5.5 4.5 IO=-50 µA 4.4 4.49 4.4 4.4 5.5 IO=-50 µA 5.4 5.49 5.4 5.4 4.5 IO=-24 mA 3.86 3.76 3.7 5.5 IO=-24 mA 4.86 4.76 4.7 4.5 IO=50 µA 0.001 0.1 0.1 0.1 5.5 IO=50 µA 0.001 0.1 0.1 0.1 4.5 IO=24 mA 0.36 0.44 5.5 IO=24 mA 0.36 0.44 5.5 VI = VCC or GND ± 0.1 ±1 5.5 VI = VCC - 2.1V VI = VCC or GND Quiescent Supply Current 5.5 IOLD Dynamic Output Current (note 1, 2) 5.5 1.5 P e let VOLD = 1.65 V max VOHD = 3.85 V min o s b O - V ) s t( V 0.5 uc d o r 0.6 4 Unit Max. VO = 0.1 V or VCC-0.1V ICC IOHD Value 40 0.5 ±1 µA 1.6 mA 80 µA 75 50 mA -75 -50 mA 1) Maximum test duration 2ms, one output loaded at time 2) Incident wave switching is guaranteed on transmission lines with impedances as low as 50Ω AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, RL = 500 Ω, Input tr = tf = 3ns) (t s) Test Condition Symbol Parameter o r P e tPLH tPHL Propagation Delay Time A, B, C to Y tPLH tPHL Propagation Delay Time G1 to Y tPLH tPHL Propagation Delay Time G2A or G2B to Y t e l o s b O (*) Voltage range is 5.0V ± 0.5V 4/10 c u d VCC (V) Value TA = 25°C Min. -40 to 85°C -55 to 125°C Min. Min. Max. Unit Typ. Max. Max. 5.0(*) 5.0 9.0 10.0 10.5 ns 5.0(*) 5.0 8.0 9.0 9.5 ns 5.0(*) 5.5 8.5 10.0 10.5 ns 74ACT138 CAPACITIVE CHARACTERISTICS Test Condition Symbol Parameter Value TA = 25°C VCC (V) CIN Input Capacitance 5.0 CPD Power Dissipation Capacitance (note 1) 5.0 Min. fIN = 10MHz Typ. Max. -40 to 85°C -55 to 125°C Min. Min. Max. Unit Max. 4 pF 60 pF 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x f IN + ICC/n (per circuit) TEST CIRCUIT c u d e t le ) s ( ct CL = 50pF or equivalent (includes jig and probe capacitance) RL = R1 = 500Ω or equivalent RT = ZOUT of pulse generator (typically 50Ω) ) s t( o r P o s b O - u d o WAVEFORM 1: PROPAGATION DELAYS FOR INVERTING OUTPUTS (f=1MHz; 50% duty cycle) r P e t e l o s b O 5/10 74ACT138 WAVEFORM 2: PROPAGATION DELAYS FOR NON-INVERTING OUTPUTS (f=1MHz; 50% duty cycle) c u d e t le ) s ( ct u d o r P e t e l o s b O 6/10 o s b O - o r P ) s t( 74ACT138 Plastic DIP-16 (0.25) MECHANICAL DATA mm DIM. MIN. a1 0.51 B 0.77 TYP. inch MAX. MIN. TYP. MAX. 0.020 1.65 0.030 0.065 b 0.5 0.020 b1 0.25 0.010 D 20 0.787 E 8.5 0.335 e 2.54 0.100 e3 17.78 0.700 F 7.1 I 5.1 L c u d e t le 3.3 Z 1.27 ) s ( ct o s b O - o r P ) s t( 0.280 0.201 0.130 0.050 u d o r P e t e l o s b O P001C 7/10 74ACT138 SO-16 MECHANICAL DATA mm DIM. MIN. TYP. A inch MAX. MIN. TYP. a1 1.75 0.1 0.068 0.2 a2 MAX. 0.004 0.007 1.65 0.064 b 0.35 0.46 0.013 0.018 b1 0.19 0.25 0.007 0.010 C 0.5 0.019 c1 45 (typ.) D 9.8 10 0.385 E 5.8 6.2 0.228 0.393 e 1.27 0.050 e3 8.89 0.350 F 3.8 4.0 0.149 G 4.6 5.3 0.181 L 0.5 1.27 0.019 M e t le 0.62 S 8 (max.) ) s ( ct ) s t( 0.244 o r P c u d 0.157 0.208 0.050 0.024 o s b O - u d o r P e t e l o s b O P013H 8/10 74ACT138 TSSOP16 MECHANICAL DATA mm DIM. MIN. inch TYP. A MAX. MIN. TYP. MAX. 1.1 0.433 A1 0.05 0.10 0.15 0.002 0.004 0.006 A2 0.85 0.9 0.95 0.335 0.354 0.374 b 0.19 0.30 0.0075 0.0118 c 0.09 0.20 0.0035 0.0079 D 4.9 5 5.1 0.193 0.197 E 6.25 6.4 6.5 0.246 0.252 E1 4.3 4.4 4.48 0.169 0.173 e r P e t le 0.65 BSC o K 0 L 0.50 A o du b A1 o r P e t e l o s b O 4 8 0.60 0.70 e uc od 0.256 0.176 0.0256 BSC o ) s ( ct A2 ) s t( 0.201 o o s b O - 0 4o 8o 0.020 0.024 0.028 K c L E D E1 PIN 1 IDENTIFICATION 1 9/10 74ACT138 c u d e t le ) s ( ct ) s t( o r P o s b O - u d o r P e t e l o s b O Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. © The ST logo is a registered trademark of STMicroelectronics © 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom © http://www.st.com 10/10