CLVCH16T245MDGGREP

SN74LVCH16T245-EP www.ti.com SCES726A – NOVEMBER 2008 – REVISED NOVEMBER 2013 16-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS Check for Samples: SN74LVCH16T245-EP FEATURES 1 • • • • • • • • Control Inputs VIH/VIL Levels Are Referenced to VCCA Voltage VCC Isolation Feature – If Either VCC Input Is at GND, All Outputs Are in the High-Impedance State Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors Ioff Supports Partial-Power-Down Mode Operation Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) – 200-V Machine Model (A115-A) – 1000-V Charged-Device Model (C101) SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS • • • • • • • (1) Controlled Baseline One Assembly/Test Site One Fabrication Site Available in Military (–55°C/125°C) Temperature Range (1) Extended Product Life Cycle Extended Product-Change Notification Product Traceability DGV PACKAGE (TOP VIEW) 1DIR 1B1 1B2 GND 1B3 1B4 VCCB 1B5 1B6 GND 1B7 1B8 2B1 2B2 GND 2B3 2B4 VCCB 2B5 2B6 GND 2B7 2B8 2DIR 1 48 2 47 3 46 4 45 5 44 6 43 7 42 8 41 9 40 10 39 11 38 12 37 13 36 14 35 15 34 16 33 17 32 18 31 19 30 20 29 21 28 22 27 23 26 24 25 1OE 1A1 1A2 GND 1A3 1A4 VCCA 1A5 1A6 GND 1A7 1A8 2A1 2A2 GND 2A3 2A4 VCCA 2A5 2A6 GND 2A7 2A8 2OE Custom temperature ranges available DESCRIPTION This 16-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes. The SN74LVCH16T245 is designed so that the control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by VCCA. 1 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 2008–2013, Texas Instruments Incorporated SN74LVCH16T245-EP SCES726A – NOVEMBER 2008 – REVISED NOVEMBER 2013 www.ti.com DESCRIPTION (CONTINUED) The SN74LVCH16T245 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the Aport outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ. Active bus-hold circuitry holds unused or undriven data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The VCC isolation feature ensures that if either VCC input is at GND, then all outputs are in the high-impedance state. The bus-hold circuitry on the powered-up side always stays active. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Table 1. ORDERING INFORMATION (1) PACKAGE (2) TA –50°C to 125°C (1) (2) ORDERABLE PART NUMBER TOP-SIDE MARKING TVSOP – DGV Tape and reel CLVCH16T245MDGVREP LDHT245MEP TSSOP - DGG Tape and reel CLVCH16T245MDGGREP 8UT245MEP For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com. Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. FUNCTION TABLE (1) (EACH 16-BIT SECTION) CONTROL INPUTS (1) OUTPUT CIRCUITS OPERATION OE DIR A PORT B PORT L L Enabled Hi-Z B data to A bus L H Hi-Z Enabled A data to B bus H X Hi-Z Hi-Z Isolation Input circuits of the data I/Os are always active. LOGIC DIAGRAM (POSITIVE LOGIC) 1DIR 1 2DIR 48 1A1 25 1OE 47 2A1 2 24 36 13 1B1 Submit Documentation Feedback 2B1 To Seven Other Channels To Seven Other Channels 2 2OE Copyright © 2008–2013, Texas Instruments Incorporated Product Folder Links: SN74LVCH16T245-EP SN74LVCH16T245-EP www.ti.com SCES726A – NOVEMBER 2008 – REVISED NOVEMBER 2013 Absolute Maximum Ratings (1) over operating free-air temperature range (unless otherwise noted) VCCA VCCB Supply voltage range VI Input voltage range (2) VO Voltage range applied to any output in the high-impedance or power-off state (2) (3) MIN MAX –0.5 6.5 I/O ports (A port) –0.5 6.5 I/O ports (B port) –0.5 6.5 Control inputs –0.5 6.5 A port –0.5 6.5 B port –0.5 6.5 A port –0.5 VCCA + 0.5 B port –0.5 VCCB + 0.5 UNIT V V V VO Voltage range applied to any output in the high or low state (2) IIK Input clamp current VI < 0 –50 mA IOK Output clamp current VO < 0 –50 mA IO Continuous output current ±50 mA Continuous current through each VCCA, VCCB, and GND θJA Package thermal impedance (4) Tstg Storage temperature range (1) (2) (3) (4) ±100 –65 V mA 58 °C/W 150 °C Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed. The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed. The package thermal impedance is calculated in accordance with JESD 51-7. Copyright © 2008–2013, Texas Instruments Incorporated Product Folder Links: SN74LVCH16T245-EP Submit Documentation Feedback 3 SN74LVCH16T245-EP SCES726A – NOVEMBER 2008 – REVISED NOVEMBER 2013 Recommended Operating Conditions (1) www.ti.com (2) (3) VCCI VCCA VCCB VCCO Supply voltage 1.65 V to 1.95 V High-level input voltage VIH MAX 5.5 1.65 5.5 1.7 3 V to 3.6 V VCCI × 0.7 1.65 V to 1.95 V VIL Data inputs (4) VCCI × 0.35 2.3 V to 2.7 V 0.7 3 V to 3.6 V 0.8 4.5 V to 5.5 V High-level input voltage Control inputs (referenced to VCCA) (5) VCCA × 0.65 2.3 V to 2.7 V 1.7 3 V to 3.6 V V 2 4.5 V to 5.5 V VCCA × 0.7 1.65 V to 1.95 V VCCA × 0.35 2.3 V to 2.7 V 0.7 3 V to 3.6 V 0.8 VIL Low-level input voltage Control inputs (referenced to VCCA) (5) VI Input voltage Control inputs 0 5.5 VI/O Input/output voltage Active state 0 VCCO 3-State 0 5.5 4.5 V to 5.5 V IOH High-level output current Low-level output current Δt/Δv TA (1) (2) (3) (4) (5) 4 Input transition rise or fall rate Data inputs V VCCA × 0.3 1.65 V to 1.95 V –4 2.3 V to 2.7 V –8 3 V to 3.6 V –24 4.5 V to 5.5 V –32 1.65 V to 1.95 V IOL V VCCI × 0.3 1.65 V to 1.95 V VIH V V 2 4.5 V to 5.5 V Low-level input voltage UNIT VCCI × 0.65 2.3 V to 2.7 V Data inputs (4) MIN 1.65 V mA 4 2.3 V to 2.7 V 8 3 V to 3.6 V 24 4.5 V to 5.5 V 32 1.65 V to 1.95 V 20 2.3 V to 2.7 V 20 3 V to 3.6 V 10 4.5 V to 5.5 V 5 Operating free-air temperature V –40 85 mA ns/V °C VCCI is the VCC associated with the data input port. VCCO is the VCC associated with the output port. All unused control inputs of the device must be held at VCCA GND to ensure proper device operation and minimize power consumption. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. For VCCI values not specified in the data sheet, VIH min = VCCI × 0.7 V, VIL max = VCCI × 0.3 V. For VCCA values not specified in the data sheet, VIH min = VCCA × 0.7 V, VIL max = VCCA × 0.3 V. Submit Documentation Feedback Copyright © 2008–2013, Texas Instruments Incorporated Product Folder Links: SN74LVCH16T245-EP SN74LVCH16T245-EP www.ti.com SCES726A – NOVEMBER 2008 – REVISED NOVEMBER 2013 Electrical Characteristics (1) (2) over recommended operating free-air temperature range (unless otherwise noted) PARAMETER VOH VOL Control inputs II IBHL IBHH (3) (4) TEST CONDITIONS IBHHO Ioff B port A or B port IOZ B port A port ICCA 1.65 V to 4.5 V 1.65 V to 4.5 V 1.65 V 1.65 V 1.2 IOH = –8 mA, VI = VIH 2.3 V 2.3 V 1.9 IOH = –24 mA, VI = VIH 3V 3V 2.4 IOH = –32 mA, VI = VIH 4.5 V 4.5 V 3.8 IOL = 100 μA, VI = VIL 1.65 V to 4.5 V 1.65 V to 4.5 V 0.1 IOL = 4 mA, VI = VIL 1.65 V 1.65 V 0.45 IOL = 8 mA, VI = VIL 2.3 V 2.3 V 0.3 IOL = 24 mA, VI = VIL 3V 3V 0.55 IOL = 32 mA, VI = VIL 4.5 V 4.5 V 0.55 1.65 V to 5.5 V 1.65 V to 5.5 V VI = 0.58 V 1.65 V 1.65 V 15 VI = 0.7 V 2.3 V 2.3 V 45 VI = 0.8 V 3V 3V 75 VI = VCCA or GND (1) (2) (3) (4) (5) (6) ±1 4.5 V 4.5 V 100 1.65 V –15 VI = 1.7 V 2.3 V 2.3 V –45 3V 3V –75 VO = VCCO or GND, VI = VCCI or GND OE = VIH OE = don't care VI = VCCI or GND, IO = 0 V ±2 1.65 V VI = VCCI or GND, IO = 0 ICCA + ICCB ±0.5 VI = 1.07 V VI or VO = 0 to 5.5 V UNIT VCCO – 0.1 VI = 0.1.35 V VI = VCCI or GND, IO = 0 ICCB MIN MAX VI = VIH VI = 0 to VCC A port TYP MAX VI = VIH VI = 0 to VCC (6) MIN IOH = –4 mA, VI = 3.15 V (5) VCCB IOH = –100 μA, VI = 2 V IBHLO VCCA 4.5 V 4.5 V –100 1.95 V 1.95 V 200 2.7 V 2.7 V 300 3.6 V 3.6 V 500 5.5 V 5.5 V 900 1.95 V 1.95 V –200 2.7 V 2.7 V –300 3.6 V 3.6 V –500 V μA μA μA μA μA 5.5 V 5.5 V 0V 0 to 5.5 V ±0.5 ±1 –900 ±2 0 to 5.5 V 0V ±0.5 ±1 ±2 1.65 V to 5.5 V 1.65 V to 5.5 V ±1 ±2 0V 5.5 V ±1 ±2 5.5 V 0V ±1 ±2 1.65 V to 5.5 V 1.65 V to 5.5 V 20 5V 0V 20 0V 5V –2 1.65 V to 5.5 V 1.65 V to 5.5 V 20 5V 0V –2 0V 5V 20 1.65 V to 5.5 V 1.65 V to 5.5 V 30 μA μA μA μA μA VCCO is the VCC associated with the output port. VCCI is the VCC associated with the input port. The bus-hold circuit can sink at least the minimum low sustaining current at VIL max. IBHL should be measured after lowering VIN to GND and then raising it to VIL max. The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min. An external driver must source at least IBHLO to switch this node from low to high. An external driver must sink at least IBHHO to switch this node from high to low. Copyright © 2008–2013, Texas Instruments Incorporated Product Folder Links: SN74LVCH16T245-EP Submit Documentation Feedback 5 SN74LVCH16T245-EP SCES726A – NOVEMBER 2008 – REVISED NOVEMBER 2013 www.ti.com Electrical Characteristics(1) (2) (continued) over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VCCA VCCB 3 V to 5.5 V 3 V to 5.5 V ΔICCA DIR DIR at VCCA – 0.6 V, B port = open, A port at VCCA or GND Ci Control inputs VI = VCCA or GND 3.3 V 3.3 V Cio A or B port VO = VCCA/B or GND 3.3 V 3.3 V MIN TYP MAX MIN MAX UNIT 50 μA 4 5 pF 8.5 10 pF Switching Characteristics over recommended operating free-air temperature range, VCCA = 1.8 V ± 0.15 V (unless otherwise noted) (see Figure 1) PARAMETER tPLH tPHL tPLH tPHL tPHZ tPLZ tPHZ tPLZ tPZH tPZL tPZH tPZL FROM (INPUT) TO (OUTPUT) A VCCB = 1.8 V ± 0.15 V VCCB = 2.5 V ± 0.2 V VCCB = 3.3 V ± 0.3 V VCCB = 5 V ± 0.5 V UNIT MIN MAX MIN MAX MIN MAX MIN MAX B 1.7 21.9 1.3 9.2 1 7.4 0.4 7.1 ns B A 0.9 23.8 0.8 23.8 0.7 23.4 0.7 23.4 ns OE A 1.5 29.6 1.5 29.4 1.5 29.3 1.4 29.2 ns OE B 2.4 32.2 1.9 13.1 1.7 12 1.3 10.3 ns OE A 0.4 24 0.4 23.8 0.4 23.7 0.4 23.7 ns OE B 1.8 32 1.5 18 1.2 12.6 0.9 10.8 ns Switching Characteristics over recommended operating free-air temperature range, VCCA = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1) PARAMETER tPLH tPHL tPLH tPHL tPHZ tPLZ tPHZ tPLZ tPZH tPZL tPZH tPZL 6 FROM (INPUT) TO (OUTPUT) A VCCB = 1.8 V ± 0.15 V VCCB = 2.5 V ± 0.2 V MIN MAX B 1.5 21.4 1.2 B A 1.2 9.3 OE A 1.4 OE B OE OE Submit Documentation Feedback VCCB = 3.3 V ± 0.3 V MIN MAX VCCB = 5 V ± 0.5 V UNIT MIN MAX MIN MAX 9 0.8 6.2 0.6 4.8 ns 1 9.1 1 8.9 0.9 8.8 ns 9 1.4 9 1.4 9 1.4 9 ns 2.3 29.6 1.8 11 1.7 9.3 0.9 6.9 ns A 1 10.9 1 10.9 1 10.9 1 10.9 ns B 1.7 28.2 1.5 12.9 1.2 9.4 1 6.9 ns Copyright © 2008–2013, Texas Instruments Incorporated Product Folder Links: SN74LVCH16T245-EP SN74LVCH16T245-EP www.ti.com SCES726A – NOVEMBER 2008 – REVISED NOVEMBER 2013 Switching Characteristics over recommended operating free-air temperature range, VCCA = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) A tPLH tPHL tPLH tPHL tPHZ tPLZ tPHZ tPLZ tPZH tPZL tPZH tPZL VCCB = 1.8 V ± 0.15 V VCCB = 2.5 V ± 0.2 V VCCB = 3.3 V ± 0.3 V VCCB = 5 V ± 0.5 V UNIT MIN MAX MIN MAX MIN MAX MIN MAX B 1.6 21.2 1.1 8.8 0.8 6.2 0.6 4.4 ns B A 0.8 7.2 0.8 6.2 0.7 6.1 0.6 6 ns OE A 1.6 8.2 1.6 8.2 1.6 8.2 1.6 8.2 ns OE B 2.1 29 1.7 10.3 1.5 8.8 0.8 6.3 ns OE A 0.8 7.8 0.8 8.1 0.8 8.1 0.8 8.1 ns OE B 1.8 27.7 1.4 12.4 1.1 8.5 0.8 6.4 ns Switching Characteristics over recommended operating free-air temperature range, VCCA = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1) PARAMETER tPLH tPHL tPLH tPHL tPHZ tPLZ tPHZ tPLZ tPZH tPZL tPZH tPZL FROM (INPUT) TO (OUTPUT) A VCC = 1.8 V ± 0.15 V VCC = 2.5 V ± 0.2 V MIN MAX VCC = 3.3 V ± 0.3 V MIN MAX VCC = 5 V ± 0.5 V UNIT MIN MAX MIN MAX B 1.5 21.4 1 8.8 0.7 6 0.4 4.2 ns B A 0.7 7 0.4 4.8 0.3 4.5 0.3 4.3 ns OE A 0.3 5.4 0.3 5.4 0.3 5.4 0.3 5.4 ns OE B 2 28.7 1.8 9.7 1.4 8 0.7 5.7 ns OE A 0.7 6.4 0.7 6.4 0.7 6.4 0.7 6.4 ns OE B 1.5 27.6 1.3 11.4 1 8.1 0.9 6 ns Operating Characteristics TA = 25�C PARAMETER CpdA (1) CpdB (1) (1) TEST CONDITIONS A-port input, B-port output B-port input, A-port output A-port input, B-port output CL = 0, f = 10 MHz, tr = tf = 1 ns B-port input, A-port output VCCA = VCCB = 1.8 V VCCA = VCCB = 2.5 V VCCA = VCCB = 3.3 V VCCA = VCCB = 5 V TYP TYP TYP TYP 2 2 2 3 18 19 19 22 18 19 20 22 2 2 2 2 UNIT pF Power dissipation capacitance per transceiver Copyright © 2008–2013, Texas Instruments Incorporated Product Folder Links: SN74LVCH16T245-EP Submit Documentation Feedback 7 SN74LVCH16T245-EP SCES726A – NOVEMBER 2008 – REVISED NOVEMBER 2013 www.ti.com PARAMETER MEASUREMENT INFORMATION 2 × VCCO S1 RL From Output Under Test Open GND CL (see Note A) TEST S1 tpd tPLZ/tPZL tPHZ/tPZH Open 2 × VCCO GND RL tw LOAD CIRCUIT VCCI VCCI/2 Input VCCO CL RL VTP 1.8 V ± 0.15 V 2.5 V ± 0.2 V 3.3 V ± 0.3 V 5 V ± 0.5 V 15 pF 15 pF 15 pF 15 pF 2 kΩ 2 kΩ 2 kΩ 2 kΩ 0.15 V 0.15 V 0.3 V 0.3 V VCCI/2 0V VOLTAGE WAVEFORMS PULSE DURATION VCCA Output Control (low-level enabling) VCCA/2 VCCA/2 0V tPLZ tPZL VCCI Input VCCI/2 VCCI/2 0V tPLH Output tPHL VOH VCCO/2 VOL VCCO/2 VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES VCCO Output Waveform 1 S1 at 2 × VCCO (see Note B) VCCO/2 VOL + VTP VOL tPHZ tPZH Output Waveform 2 S1 at GND (see Note B) VCCO/2 VOH − VTP VOH 0V VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRRv10 MHz, ZO = 50 Ω, dv/dt ≥ 1 V/ns, dv/dt ≥1 V/ns. D. The outputs are measured one at a time, with one transition per measurement. E. tPLZ and tPHZ are the same as tdis. F. tPZL and tPZH are the same as ten. G. tPLH and tPHL are the same as tpd. H. VCCI is the VCC associated with the input port. I. VCCO is the VCC associated with the output port. J. All parameters and waveforms are not applicable to all devices. Figure 1. Load Circuit and Voltage Waveforms 8 Submit Documentation Feedback Copyright © 2008–2013, Texas Instruments Incorporated Product Folder Links: SN74LVCH16T245-EP PACKAGE OPTION ADDENDUM www.ti.com 10-Dec-2020 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) (3) Device Marking (4/5) (6) CLVCH16T245MDGGREP ACTIVE TSSOP DGG 48 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 8UT245MEP CLVCH16T245MDGVREP ACTIVE TVSOP DGV 48 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 LDHT245MEP V62/09605-01XE ACTIVE TSSOP DGG 48 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 8UT245MEP V62/09605-01YE ACTIVE TVSOP DGV 48 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 LDHT245MEP (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of