Sample &
Buy
Product
Folder
Technical
Documents
Support &
Community
Tools &
Software
TPS3813J25, TPS3813L30, TPS3813K33, TPS3813I50
SLVS331H – DECEMBER 2000 – REVISED JULY 2016
TPS3813xxx Family Processor Supervisory Circuits With Window-Watchdog
1 Features
3 Description
•
The TPS3813xxx family of supervisory circuits
provide circuit initialization and timing supervision,
primarily for DSPs and processor-based systems.
1
•
•
•
•
•
•
Window-Watchdog With Programmable Delay and
Window Ratio
6-Pin SOT-23 Package
Supply Current of 9 µA (Typical)
Power-On Reset Generator With a Fixed Delay
Time of 25 ms
Precision Supply Voltage Monitor: 2.5 V, 3 V, 3.3
V, and 5 V
Open-Drain Reset Output
Temperature Range: –40°C to 85°C
2 Applications
•
•
•
•
Applications Using DSPs, Microcontrollers, or
Microprocessors
Safety Critical Systems
Automotive Systems
Heating Systems
Typical Operating Circuit
VDD
0.1 µF
0.1 µF
R
VDD
VDD
WDR
RESET
TPS3813
WDT
CWP
WDI
GND
RESET
µC
I/O
GND
During power on, RESET is asserted when supply
voltage (VDD) becomes higher than 1.1 V. Thereafter,
the supervisory circuit monitors VDD and keeps
RESET active as long as VDD remains below the
threshold voltage (VIT). An internal timer delays the
return of the output to the inactive state (high) to
ensure proper system reset. The delay time, td = 25
ms typical, starts after VDD has risen above the
threshold voltage (VIT). When the supply voltage
drops below the threshold voltage (VIT), the output
becomes active (low) again. No external components
are required. All the devices of this family have a
fixed-sense threshold voltage (VIT) set by an internal
voltage divider.
For safety critical applications the TPS3813xxx family
incorporates a so-called window-watchdog with
programmable delay and window ratio. The upper
limit of the watchdog time-out can be set by either
connecting WDT to GND, VDD, or using an external
capacitor. The lower limit and thus the window ratio is
set by connecting WDR to GND or VDD. The
supervised processor now needs to trigger the
TPS3813xxx within this window not to assert a
RESET.
The product spectrum is designed for supply voltages
of 2.5 V, 3 V, 3.3 V, and 5 V. The circuits are
available in a 6-pin SOT-23 package.
The TPS3813xxx devices are characterized for
operation over a temperature range of –40°C to 85°C.
Device Information(1)
Copyright © 2016, Texas Instruments Incorporated
PART NUMBER
TPS3813xxx
PACKAGE
SOT-23 (6)
BODY SIZE (NOM)
2.90 mm × 1.60 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS3813J25, TPS3813L30, TPS3813K33, TPS3813I50
SLVS331H – DECEMBER 2000 – REVISED JULY 2016
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Device Comparison Table.....................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
4
4
5
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
7.9
5
5
5
5
6
6
6
7
8
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions ......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Timing Requirements ................................................
Switching Characteristics ..........................................
Dissipation Ratings ...................................................
Typical Characteristics ..............................................
Detailed Description .............................................. 9
8.1 Overview ................................................................... 9
8.2 Functional Block Diagram ......................................... 9
8.3 Feature Description................................................... 9
8.4 Device Functional Modes........................................ 10
8.5 Programming........................................................... 11
9
Application and Implementation ........................ 13
9.1 Application Information............................................ 13
9.2 Typical Application .................................................. 13
10 Power Supply Recommendations ..................... 15
11 Layout................................................................... 15
11.1 Layout Guidelines ................................................. 15
11.2 Layout Example .................................................... 15
12 Device and Documentation Support ................. 16
12.1
12.2
12.3
12.4
12.5
12.6
Related Links ........................................................
Receiving Notification of Documentation Updates
Community Resource............................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
16
16
16
16
16
16
13 Mechanical, Packaging, and Orderable
Information ........................................................... 16
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision G (October 2013) to Revision H
Page
•
Added ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes,
Application and Implementation section, Power Supply Recommendations section, Layout section, Device and
Documentation Support section, and Mechanical, Packaging, and Orderable Information section ..................................... 1
•
Changed "Power up reset voltage" to "Power-on rest voltage" in Electrical Characteristics ................................................ 6
•
Changed the function table in Device Functional Modes .................................................................................................... 10
•
Updated text in Implementing Window-Watchdog Settings section ..................................................................................... 11
Changes from Revision F (August 2012) to Revision G
•
Page
Changed voltage from 0.6 V to 1.1 V for bottom figure.......................................................................................................... 7
Changes from Revision E (October 2010) to Revision F
Page
•
Changed from Rev E to Rev F, August 2012......................................................................................................................... 1
•
Deleted the Pull-up resistor value row in the ROC table........................................................................................................ 5
Changes from Revision D (October 2010) to Revision E
•
Page
Added Pull-up resistor value to ROC table for RESET ......................................................................................................... 5
Changes from Revision C (April, 2008) to Revision D
Page
•
Updated table pin descriptions ............................................................................................................................................... 4
•
Changed external capacitor value recommendations in paragraph 2 of Programmable Window-Watchdog section ......... 11
•
Added Power-Up Considerations section............................................................................................................................. 12
2
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: TPS3813J25 TPS3813L30 TPS3813K33 TPS3813I50
TPS3813J25, TPS3813L30, TPS3813K33, TPS3813I50
www.ti.com
•
SLVS331H – DECEMBER 2000 – REVISED JULY 2016
Changed Figure 8................................................................................................................................................................. 13
Copyright © 2000–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS3813J25 TPS3813L30 TPS3813K33 TPS3813I50
3
TPS3813J25, TPS3813L30, TPS3813K33, TPS3813I50
SLVS331H – DECEMBER 2000 – REVISED JULY 2016
www.ti.com
5 Device Comparison Table
TA (1)
–40°C to +85°C
(1)
DEVICE NAME
THRESHOLD VOLTAGE
MARKING
TPS3813J25DBV
2.25 V
PCDI
TPS3813L30DBV
2.64 V
PEZI
TPS3813K33DBV
2.93 V
PFAI
TPS3813I50DBV
4.55 V
PFBI
For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the
device product folder at www.ti.com.
6 Pin Configuration and Functions
DBV Package
6-Pin SOT-23
Top View
WDI
1
6
RESET
GND
2
5
WDR
WDT
3
4
VDD
Pin Functions
PIN
NO.
NAME
I/O
DESCRIPTION
1
WDI
I
Watchdog timer input. This input must be driven at all times and not left floating.
2
GND
I
Ground
3
WDT
I
Programmable watchdog delay input
4
VDD
I
Supply voltage and supervising input
5
WDR
I
Selectable watchdog window ratio input. This input must be tied to VDD or GND and not left floating.
6
RESET
O
Open-drain reset output
4
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: TPS3813J25 TPS3813L30 TPS3813K33 TPS3813I50
TPS3813J25, TPS3813L30, TPS3813K33, TPS3813I50
www.ti.com
SLVS331H – DECEMBER 2000 – REVISED JULY 2016
7 Specifications
7.1 Absolute Maximum Ratings
Over operating free-air temperature range (unless otherwise noted). (1)
MIN
MAX
UNIT
7
V
–0.3
VDD + 0.3
V
–0.3
7
V
5
mA
Supply voltage (2)
VDD
RESET
All other pins
(2)
IOL
Maximum low output current
IOH
Maximum high output current
–5
mA
IIK
Input clamp current (VI < 0 or VI > VDD)
±20
mA
IOK
Output clamp current (VO < 0 or VO > VDD)
±20
mA
Continuous total power dissipation
See Dissipation Ratings
Soldering temperature
260
°C
TA
Operating free-air temperature
–40
85
°C
Tstg
Storage temperature
–65
150
°C
(1)
(2)
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltage values are with respect to GND. For reliable operation, the device must not be operated at 7 V for more than t = 1000h
continuously.
7.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
±4000
Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)
±1500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
7.3 Recommended Operating Conditions
At specified temperature range.
MIN
MAX
UNIT
VDD
Supply voltage
2
6
V
VI
Input voltage
0
VDD + 0.3
V
VIH
High-level input voltage
VIL
Low-level input voltage
Δt/ΔV
Input transition rise and fall rate
tw
Pulse width of WDI trigger pulse
TA
Operating free-air temperature
0.7 × VDD
V
0.3 × VDD
V
100
ns/V
85
°C
50
–40
ns
7.4 Thermal Information
TPS3813xxx
THERMAL METRIC (1)
DBV (SOT-23)
UNIT
6 PINS
RθJA
Junction-to-ambient thermal resistance
208.5
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
123.3
°C/W
RθJB
Junction-to-board thermal resistance
37.2
°C/W
ψJT
Junction-to-top characterization parameter
14.6
°C/W
ψJB
Junction-to-board characterization parameter
36.3
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
n/a
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Copyright © 2000–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS3813J25 TPS3813L30 TPS3813K33 TPS3813I50
5
TPS3813J25, TPS3813L30, TPS3813K33, TPS3813I50
SLVS331H – DECEMBER 2000 – REVISED JULY 2016
www.ti.com
7.5 Electrical Characteristics
Over recommended operating free-air temperature range (unless otherwise noted).
PARAMETER
VOL
TEST CONDITIONS
Low-level output voltage
VPOR
VIT
Power up reset voltage
(1)
MIN
VDD = 2 V to 6 V, IOL = 500 µA
0.2
VDD = 3.3 V IOL = 2 mA
0.4
VDD = 6 V, IOL = 4 mA
0.4
VDD ≥ 1.1 V, IOL = 50 µA
0.2
TPS3813J25
2.2
2.25
2.3
Negative-going input threshold TPS3813L30
voltage (2)
TPS3813K33
2.58
2.64
2.7
2.87
2.93
3
4.45
4.55
4.65
TA = –40°C to +85°C
TPS3813I50
Vhys
TYP MAX
Hysteresis
TPS3813J25
30
TPS3813L30
35
TPS3813K33
40
TPS3813I50
IIH
High-level input current
IIL
Low-level input current
IOH
High-level output current
IDD
Supply current
Ci
Input capacitance
(1)
(2)
UNIT
V
V
V
mV
60
WDI, WDR
WDI = VDD = 6 V, WDR = VDD = 6 V
WDT
WDT = VDD = 6 V, VDD > VIT, RESET =
High
WDI, WDR
WDI = 0 V, WDR = 0 V, VDD = 6 V
WDT
WDT = 0 V, VDD > VIT, RESET = High
–25
25
–100
100
–25
25
–100
100
VDD = VIT + 0.2 V, VOH = VDD
25
VDD = 2-V output unconnected
9
13
VDD = 5-V output unconnected
20
25
VI = 0 V to VDD
5
nA
nA
µA
pF
The lowest supply voltage at which RESET becomes active. tr, VDD ≥ 15 µs/V.
To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) must be placed near to the supply terminals.
7.6 Timing Requirements
At RL = 1 MΩ, CL = 50 pF, and TA = –40°C to +85°C.
MIN
tw
Pulse width at VDD
VDD = VIT– + 0.2 V, VDD = VIT– – 0.2 V
TYP MAX
3
UNIT
µs
7.7 Switching Characteristics
At RL = 1 MΩ, CL = 50 pF, and TA = –40°C to +85°C.
PARAMETER
td
TEST CONDITIONS
Delay time
tt(out)
Watchdog time-out
Upper limit
MIN
20
25
30
WDT = 0 V
0.2
0.25
0.3
WDT = VDD
2
2.5
3
(1)
See
1:31.8
WDR = 0 V, WDT = VDD
1:32
WDR = 0 V, WDT = programmable
(1)
(2)
6
Propagation (delay) time,
high-to-low-level output
VDD to RESET delay
(2)
WDR = 0 V, WDT = 0 V
1:124.9
WDR = VDD, WDT = VDD
1:127.7
VIL = VIT – 0.2 V, VIH = VIT + 0.2 V
UNIT
ms
s
ms
1:25.8
WDR = VDD, WDT = 0 V
WDR = VDD, WDT = programmable
tPHL
MAX
VDD ≥ VIT + 0.2 V, See Figure 1
WDT = programmable
Watchdog window ratio
TYP
1:64.5
30
50
µs
155 pF < C(ext) < 63 nF
(C(ext) ÷ 15.55 pF + 1) × 6.25 ms
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: TPS3813J25 TPS3813L30 TPS3813K33 TPS3813I50
TPS3813J25, TPS3813L30, TPS3813K33, TPS3813I50
www.ti.com
SLVS331H – DECEMBER 2000 – REVISED JULY 2016
7.8 Dissipation Ratings
PACKAGE
TA < 25°C POWER
RATING
DERATING
FACTOR
ABOVE TA = 25°C
TA = 70°C
POWER RATING
TA = 80°C
POWER RATING
DBV
437 mW
3.5 mW/°C
280 mW
227 mW
VDD
VIT
1.1 V
t
td
td
td
RESET
Output Condition
Undefined
Output Condition
Undefined
t
WDI
1st Window
Without Lower
Boundary
t
2nd Window
With Lower
Boundary
3rd Window
With Lower
Boundary
Trigger Pulse
1st Window
Lower Window
Without Lower 2nd Window
Boundary
Boundary
1st Window
With Lower
Without Lower
Boundary
Boundary
3rd Window
With Lower
Boundary
Figure 1. Timing Diagram
Copyright © 2000–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS3813J25 TPS3813L30 TPS3813K33 TPS3813I50
7
TPS3813J25, TPS3813L30, TPS3813K33, TPS3813I50
SLVS331H – DECEMBER 2000 – REVISED JULY 2016
www.ti.com
7.9 Typical Characteristics
20
2
WDI = GND,
WDT = GND,
WDR = GND
16
85°C
14
12
25°C
10
8
−40°C
6
0°C
4
0
1
25°C
1.25
1
0.75
85°C
0°C
0.50
−40°C
2
3
5
4
0
6
0
1
2
3
4
5
6
7
IOL − Low-Level Output Current − mA
Figure 2. Supply Current vs Supply Voltage
Figure 3. Low-Level Output Voltage vs Low-Level Output
Current
VIT − Normalized Input Threshold Voltage − V (25 ° C)
VDD − Supply Voltage − V
1000
800
600
I − Input Current − nA
1.50
0.25
2
0
VDD = 2 V,
WDI = GND,
WDT = GND,
WDR = GND
1.75
VOL − Low-Level Output Voltage − V
I DD − Supply Current − mA
18
25°C
400
85°C
200
0°C
0
−200
−40°C
−400
I
VDD = 6 V,
WDI = GND,
WDR = GND
−600
−800
−1000
0
1
2
3
4
5
6
1.001
1.000
0.999
0.998
0.997
WDI = Triggered,
WDR = GND,
WDT = GND
0.996
0.995
−40
−20
0
20
40
60
80
VI − Input Voltage at WDT − V
TA − Free-Air Temperature At VDD − °C
Figure 4. Input Current vs Input Voltage at WDT
Figure 5. Normalized Input Threshold Voltage vs Free-Air
Temperature at VDD
t W − Minimum Pulse Duration at V DD − ms
20
18
16
14
12
10
8
6
4
2
0
0
0.2
0.4
0.6
0.8
1
1.2
1.4
VDD − Threshold Overdrive Voltage − V
Figure 6. Minimum Pulse Duration at VDD vs VDD Threshold Overdrive Voltage
8
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: TPS3813J25 TPS3813L30 TPS3813K33 TPS3813I50
TPS3813J25, TPS3813L30, TPS3813K33, TPS3813I50
www.ti.com
SLVS331H – DECEMBER 2000 – REVISED JULY 2016
8 Detailed Description
8.1 Overview
The TPS3813xxx family of supervisory circuits provide circuit initialization and timing supervision signals. During
power on, RESET is asserted (low) when the supply voltage (VDD) increases above 1.1 V. Thereafter, the
supervisory circuit monitors VDD and keeps RESET low as long as VDD remains below the threshold voltage (VIT).
Once VDD increases above VIT, an internal timer delays the deassertion of the output to allow for a proper system
reset before RESET transitions to a high state. The delay time (td) is 25 ms typical and starts after VDD rises
above the VIT. When the supply voltage drops below VIT, the output transitions low again. All the devices of this
family have a fixed threshold voltage set by an internal voltage divider.
The TPS3813xxx family incorporates a so-called window-watchdog timer, which has a programmable delay and
window ratio. The supervised processor must trigger the WDI pin of the TPS3813xxx within the userprogrammable window to keep RESET from asserting. The upper limit of the watchdog time-out can be set by
either connecting WDT to GND, VDD, or using an external capacitor. The lower limit and thus the window ratio is
set by connecting WDR to GND or VDD.
8.2 Functional Block Diagram
RESET
Oscillator
WDT
Reset Logic
and Timer
Detection
Circuit
VDD
GND
Power t o c ircuitry
R1
+
_
Watchdog
Ratio
Detection
WDR
R2
Bandgap
Voltage
Reference
GND
GND
Rising Edge
Detection
WDI
GND
Copyright © 2016, Texas Instruments Incorporated
8.3 Feature Description
The TPS3813xxx family incorporates both a voltage supervisor and a window-watchdog timer into a single
device. The device monitors the input voltage and the supervised processor must trigger the WDI pin of the
TPS3813xxx within the user-programmable window to keep RESET from asserting.
Copyright © 2000–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS3813J25 TPS3813L30 TPS3813K33 TPS3813I50
9
TPS3813J25, TPS3813L30, TPS3813K33, TPS3813I50
SLVS331H – DECEMBER 2000 – REVISED JULY 2016
www.ti.com
Feature Description (continued)
8.3.1 User-Programmable Watchdog Timer (WDI)
The TPS3813xxx family of devices have a watchdog timer that must be periodically triggered by either a positive
or negative transition at the WDI pin to avoid a reset signal being issued. When the supervising system fails to
retrigger the watchdog circuit within the time-out interval, tt(out), RESET becomes asserts for the time period td.
This event also reinitializes the watchdog timer. After the reset of the supervisor is released, the lower boundary
of the first WDI window is disabled. After the first WDI low-to-high transition is detected, the lower boundary
function of the window is enabled. All further WDI pulses must fit into the configured window frame.
Both the upper and lower boundary of the window can be adjusted by the user. See Programming for more
details on how to set the upper and lower boundaries of the window.
8.3.2 RESET Output
RESET remains high (deasserted) as long as VDD is above the threshold voltage (VIT) and the user-programable
watchdog timer criteria are met. If VDD falls below the VIT or if WDI is not triggered within the appropriate window,
then RESET is asserted, driving the RESET pin to a low impedance.
When VDD is once again above VIT, a delay circuit is enabled that holds RESET low for a specified reset delay
period (td) which is 25 ms typical. When the reset delay has elapsed, the RESET pin goes to a high-impedance
state and uses a pullup resistor to hold RESET high. Connect the pullup resistor to the proper voltage rail to
enable the outputs to be connected to other devices at the correct interface voltage level. RESET can be pulled
up to any voltage up to 6 V, independent of the device supply voltage. To ensure proper voltage levels, give
some consideration when choosing the pullup resistor value and consider the required low-level output voltage
(VOL), the output capacitive loading, and the output leakage current.
8.4 Device Functional Modes
Table 1 summarizes the various functional modes of the device.
Table 1. TPS3813xxx Function/Truth Table
VDD
WDI
RESET
VDD < VPOR
—
Undefined
VPOR < VDD < VIT
—
L
VDD > VIT
Outside window
L
VDD > VIT
Inside window
H
8.4.1 Normal Operation (VDD > VIT)
When VDD is greater than VIT, the RESET signal is determined by the last WDI pulse.
• WDI pulse inside window: as long as pulses occur within the user-programmable window, the RESET signal
remains high.
• WDI pulse outside window: if a pulse occurs outside the user-programmable window or not at all, the RESET
signal goes low.
8.4.2 Above Power-On Reset But Less Than Threshold (VPOR < VDD < VIT)
When the voltage on VDD is less than the VIT voltage, and greater than the power-on reset voltage (VPOR), the
RESET signal is asserted regardless of the WDI signal.
8.4.3 Below Power-On Reset (VDD < VPOR)
When the voltage on VDD is lower than VPOR, the device does not have enough voltage to internally pull the
asserted output low, and RESET is undefined and must not be relied upon for proper device function.
10
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: TPS3813J25 TPS3813L30 TPS3813K33 TPS3813I50
TPS3813J25, TPS3813L30, TPS3813K33, TPS3813I50
www.ti.com
SLVS331H – DECEMBER 2000 – REVISED JULY 2016
8.5 Programming
8.5.1 Implementing Window-Watchdog Settings
There are two ways to configure the watchdog timer window the most flexible is to connect a capacitor to WDT to
set the upper boundary of the window watchdog while connecting WDR to either VDD or GND, thus setting the
lower boundary. The other way to configure the timing is by wiring the WDT and WDR pin to either VDD or GND.
By hardwiring the pins to either VDD or GND there are four different timings available; these settings are listed in
Table 2.
Table 2. Cap-Free Timer Settings
SELECTED OPERATION MODE
WDR = 0 V
WDT = 0 V
WDR = VDD
WDR = 0 V
WDT = VDD
WDR = VDD
WINDOW FRAME
LOWER WINDOW FRAME
Max = 0.3 s
Max = 9.46 ms
Typ = 0.25 s
Typ = 7.86 ms
Min = 0.2 s
Min = 6.27 ms
Max = 0.3 s
Max = 2.43 ms
Typ = 0.25 s
Typ = 2 ms
Min = 0.2 s
Min = 1.58 ms
Max = 3 s
Max = 93.8 ms
Typ = 2.5 s
Typ = 78.2 ms
Min = 2 s
Min = 62.5 ms
Max = 3 s
Max = 23.5 ms
Typ = 2.5 s
Typ = 19.6 ms
Min = 2 s
Min = 15.6 ms
To visualize the values named in the table, a timing diagram was prepared. It is used to describe the upper and
lower boundary settings. For an application, the important boundaries are the tboundary,max and twindow,min. Within
these values, the watchdog timer must be retriggered to avoid a time-out condition or a boundary violation in the
event of a trigger pulse in the lower boundary. The values in the table above are typical and worst-case
conditions. They are valid over the whole temperature range of –40°C to +85°C.
In the shaded area of Figure 7, it cannot be predicted if the device detects a violation or not and release a reset.
This is also the case between the boundary tolerance of tboundary,min and tboundary,max as well as between twindow,min
and twindow,max. It is important to set up the trigger pulses accordingly to avoid violations in these areas.
WDI
Detection of
Rising Edge
Window Frame to Reset the WDI
tboundary, min
t
tboundary, typ
tboundary, max
twindow, typ
twindow, min
twindow, max
Figure 7. Upper and Lower Boundary Visualization
8.5.2 Programmable Window-Watchdog by Using an External Capacitor
The upper boundary of the watchdog timer can be set by an external capacitor connected between the WDT pin
and GND. Common consumer electronic capacitors can be used to implement this feature. They must have low
ESR and low tolerances because the tolerances have to be considered if the calculations are performed. The
first formula is used to calculate the upper window frame. After calculating the upper window frame, the lower
boundary can be calculated. As in the last example, the most important values are the tboundary,max and twindow,min.
The trigger pulse has to fit into this window frame.
The external capacitor must have a value between a minimum of 155 pF and a maximum of 63 nF.
Copyright © 2000–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS3813J25 TPS3813L30 TPS3813K33 TPS3813I50
11
TPS3813J25, TPS3813L30, TPS3813K33, TPS3813I50
SLVS331H – DECEMBER 2000 – REVISED JULY 2016
www.ti.com
Table 3. Setting Upper Window Using External Capacitor
SELECTED OPERATION MODE
WDT = external capacitor C(ext)
t
window,typ
+
ǒ
WINDOW FRAME
WDR = 0 V and WDR = VDD
Ǔ
C
(ext)
)1
15.55 pF
twindow,max = 1.25 × twindow,typ
twindow,min = 0.75 × twindow,typ
6.25 ms
(1)
8.5.3 Lower Boundary Calculation
The lower boundary can be calculated based on the values given in Switching Characteristics. Additionally, facts
must be considered to verify that the lower boundary is where it is expected. Because the internal oscillator of
the window watchdog is running free, any rising edge at the WDI pin is considered at the next internal clock
cycle. This happens regardless of the external source. Because the shift between internal and external clock is
not known, it is best to consider the worst-case condition for calculating this value.
Table 4. Setting Lower Boundary Using External Cap
SELECTED OPERATION MODE
LOWER BOUNDARY OF FRAME
tboundary,max = twindow,max / 23.5
WDR = 0 V
tboundary,typ = twindow,typ / 25.8
tboundary,min = twindow,min / 28.7
WDT = external capacitor C(ext)
tboundary,max = twindow,max / 51.6
WDR = VDD
tboundary,typ = twindow,typ / 64.5
tboundary,min = twindow,min / 92.7
8.5.4 Watchdog Software Considerations
To benefit from the window watchdog feature and help the watchdog timer monitor the software execution more
closely, TI recommends that the watchdog be set and reset at different points in the program rather than pulsing
the watchdog input periodically by using the prescaler of a microcontroller or DSP. Furthermore, the watchdog
trigger pulses must be set to different timings inside the window frame to release a defined reset, if the program
must hang in any subroutine. This allows the window watchdog to detect time-outs of the trigger pulse, as well as
pulses that distort the lower boundary.
8.5.5 Power-Up Considerations
Many microcontrollers use general-purpose input and output (GPIO) pins that can be programmed to be either
inputs or outputs. During power-up, these I/O pins are typically configured as inputs. If a GPIO pin is used to
drive the WDI input pin of the TPS3813xxx, then a pulldown resistor (shown as R2 in Figure 8) must be added to
keep the WDI pin from floating during power up.
12
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: TPS3813J25 TPS3813L30 TPS3813K33 TPS3813I50
TPS3813J25, TPS3813L30, TPS3813K33, TPS3813I50
www.ti.com
SLVS331H – DECEMBER 2000 – REVISED JULY 2016
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
The TPS3813xxx is a voltage supervisor that incorporates a window-watchdog timer, allowing for comprehensive
supervision of microcontrollers and other similar devices. The TPS3813xxx can be operated from a VDD rail of 2
V to 6 V with a user-programmable watchdog time-out from 0.25 s to 2.5 s. The following sections describe how
to properly use this device, depending on the requirements of the final application.
9.2 Typical Application
A typical application example (see Figure 8) is used to describe the function of the watchdog in more detail.
To configure the window watchdog function, two pins are provided by the TPS3813xxx. These pins set the
window time-out and ratio.
The window watchdog ratio is a fixed ratio, which determines the lower boundary of the window frame. It can be
configured in two different frame sizes.
VDD
0.1 •F
0.1 •F
VDD
R1
Position 1
Position 2
VDD
WDR
RESET
RESET
•C
TPS3813
Position 4
Position 5
Position 3
I/O
WDI
WDT
C(ext)
VDD
(1)
GND
R2
GND
VDD
Copyright © 2016, Texas Instruments Incorporated
(1)
Use this pulldown resistor if a GPIO pin is used to drive the WDI input pin of the TPS3813xxx to keep the WDI pin
from floating during power up.
Figure 8. Application Example
9.2.1 Design Requirements
The TPS3813xxx RESET output can be used to drive the RESET pin of a microcontroller to initiate a reset event.
The RESET pin of the TPS3813xxx can be pulled high with a 1-MΩ resistor; the watchdog window timing is
controlled by the WDT and WDR pins, and is set depending on the reset requirement times of the
microprocessor.
9.2.2 Detailed Design Procedure
If the window watchdog ratio pin (WDR) is set to VDD, Position 1 in Figure 8, then the lower window frame is a
value based on a ratio calculation of the overall window time-out size: For the watchdog time-out pin (WDT)
connected to GND, it is a ratio of 1:124.9, for WDT connected to VDD, it is a ratio of 1:127.7, and for an external
capacitor connected to WDT, it is a ratio of 1:64.5.
Copyright © 2000–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS3813J25 TPS3813L30 TPS3813K33 TPS3813I50
13
TPS3813J25, TPS3813L30, TPS3813K33, TPS3813I50
SLVS331H – DECEMBER 2000 – REVISED JULY 2016
www.ti.com
Typical Application (continued)
If the window watchdog ratio pin (WDR) is set to GND, Position 2, the lower window frame is a value based on a
ratio calculation of the overall window time-out size: For the watchdog time-out pin (WDT) connected to GND, it
is a ratio of 1:31.8, for WDT connected to VDD it is 1:32, and for an external capacitor connected to WDT it is
1:25.8.
The watchdog time-out can be set in two fixed timings of 0.25 seconds and 2.5 seconds for the window or can by
programmed by connecting a external capacitor with a low leakage current at WDT.
Example: If the watchdog time-out pin (WDT) is connected to VDD, the time-out is 2.5 seconds. If the window
watchdog ratio pin (WDR) is set in this configuration to a ratio of 1:127.7 by connecting the pin to VDD, the lower
boundary is 19.6 ms.
9.2.3 Application Curve
t W − Minimum Pulse Duration at V DD − ms
20
18
16
14
12
10
8
6
4
2
0
0
0.2
0.4
0.6
0.8
1
1.2
1.4
VDD − Threshold Overdrive Voltage − V
Figure 9. Minimum Pulse Duration at VDD vs VDD Threshold Overdrive Voltage
14
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: TPS3813J25 TPS3813L30 TPS3813K33 TPS3813I50
TPS3813J25, TPS3813L30, TPS3813K33, TPS3813I50
www.ti.com
SLVS331H – DECEMBER 2000 – REVISED JULY 2016
10 Power Supply Recommendations
These devices are designed to operate from an input supply with a voltage range from 2 V to 6 V. An input
supply capacitor is not required for this device; however, if the input supply is noisy, then good analog practice is
to place a 0.1-µF capacitor between the VDD pin and the GND pin. This device has a 7-V absolute maximum
rating on the VDD pin. If the voltage supply providing power to VDD is susceptible to any large voltage transient
that can exceed 7 V, additional precautions must be taken.
In applications where the WDI input may experience a negative voltage while VDD is ramping from 0 V to 0.8 V,
the VDD slew rate in this range must be greater than 10 V/s. A negative voltage on the WDI input along with a
slew rate less than 10 V/s could result in a greatly reduced watchdog window time and reset output delay time.
11 Layout
11.1 Layout Guidelines
Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a
0.1-µF ceramic bypass capacitor near the VDD pin.
11.2 Layout Example
Pullup
Voltage
RESET
Flag
TPS3813
WDI
Signal
1
6
2
4
3
4
CVDD
Figure 10. TPS3813xxx Layout Example
Copyright © 2000–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS3813J25 TPS3813L30 TPS3813K33 TPS3813I50
15
TPS3813J25, TPS3813L30, TPS3813K33, TPS3813I50
SLVS331H – DECEMBER 2000 – REVISED JULY 2016
www.ti.com
12 Device and Documentation Support
12.1 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 5. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
TPS3813J25
Click here
Click here
Click here
Click here
Click here
TPS3813L30
Click here
Click here
Click here
Click here
Click here
TPS3813K33
Click here
Click here
Click here
Click here
Click here
TPS3813I50
Click here
Click here
Click here
Click here
Click here
12.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
12.3 Community Resource
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
12.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
12.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
12.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
16
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
Product Folder Links: TPS3813J25 TPS3813L30 TPS3813K33 TPS3813I50
PACKAGE OPTION ADDENDUM
www.ti.com
22-Dec-2016
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
TPS3813I50DBVR
ACTIVE
SOT-23
DBV
6
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
PFBI
TPS3813I50DBVRG4
ACTIVE
SOT-23
DBV
6
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
PFBI
TPS3813I50DBVT
ACTIVE
SOT-23
DBV
6
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
PFBI
TPS3813I50DBVTG4
ACTIVE
SOT-23
DBV
6
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
PFBI
TPS3813J25DBVR
ACTIVE
SOT-23
DBV
6
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
PCDI
TPS3813J25DBVRG4
ACTIVE
SOT-23
DBV
6
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
PCDI
TPS3813J25DBVT
ACTIVE
SOT-23
DBV
6
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
PCDI
TPS3813J25DBVTG4
ACTIVE
SOT-23
DBV
6
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
PCDI
TPS3813K33DBVR
ACTIVE
SOT-23
DBV
6
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
PFAI
TPS3813K33DBVRG4
ACTIVE
SOT-23
DBV
6
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
PFAI
TPS3813K33DBVT
ACTIVE
SOT-23
DBV
6
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
PFAI
TPS3813K33DBVTG4
ACTIVE
SOT-23
DBV
6
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
PFAI
TPS3813L30DBVR
ACTIVE
SOT-23
DBV
6
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
PEZI
TPS3813L30DBVRG4
ACTIVE
SOT-23
DBV
6
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
PEZI
TPS3813L30DBVT
ACTIVE
SOT-23
DBV
6
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
PEZI
TPS3813L30DBVTG4
ACTIVE
SOT-23
DBV
6
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
PEZI
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
22-Dec-2016
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF TPS3813, TPS3813K33 :
• Automotive: TPS3813-Q1, TPS3813K33-Q1
• Enhanced Product: TPS3813K33-EP
NOTE: Qualified Version Definitions:
Addendum-Page 2
PACKAGE OPTION ADDENDUM
www.ti.com
22-Dec-2016
• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
• Enhanced Product - Supports Defense, Aerospace and Medical Applications
Addendum-Page 3
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Aug-2017
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
TPS3813I50DBVR
SOT-23
DBV
6
3000
178.0
9.0
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
3.23
3.17
1.37
4.0
8.0
Q3
TPS3813I50DBVT
SOT-23
DBV
6
250
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
TPS3813J25DBVR
SOT-23
DBV
6
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
TPS3813J25DBVT
SOT-23
DBV
6
250
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
TPS3813K33DBVR
SOT-23
DBV
6
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
TPS3813K33DBVR
SOT-23
DBV
6
3000
179.0
8.4
3.2
3.2
1.4
4.0
8.0
Q3
TPS3813K33DBVT
SOT-23
DBV
6
250
179.0
8.4
3.2
3.2
1.4
4.0
8.0
Q3
TPS3813K33DBVT
SOT-23
DBV
6
250
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
TPS3813L30DBVR
SOT-23
DBV
6
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
TPS3813L30DBVT
SOT-23
DBV
6
250
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Aug-2017
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
TPS3813I50DBVR
SOT-23
DBV
6
3000
180.0
180.0
18.0
TPS3813I50DBVT
SOT-23
DBV
6
250
180.0
180.0
18.0
TPS3813J25DBVR
SOT-23
DBV
6
3000
180.0
180.0
18.0
TPS3813J25DBVT
SOT-23
DBV
6
250
180.0
180.0
18.0
TPS3813K33DBVR
SOT-23
DBV
6
3000
180.0
180.0
18.0
TPS3813K33DBVR
SOT-23
DBV
6
3000
203.0
203.0
35.0
TPS3813K33DBVT
SOT-23
DBV
6
250
203.0
203.0
35.0
TPS3813K33DBVT
SOT-23
DBV
6
250
180.0
180.0
18.0
TPS3813L30DBVR
SOT-23
DBV
6
3000
180.0
180.0
18.0
TPS3813L30DBVT
SOT-23
DBV
6
250
180.0
180.0
18.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s noncompliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated
工商网监
湘ICP备2023018690号
