Product
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
TPS56121
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
TPS56121 4.5-V to 14-V Input High-Current Synchronous Buck SWIFT™ Converter
1 Features
3 Description
•
•
•
•
The TPS56121 device is a high-efficiency and highcurrent synchronous buck converter designed to
operate from a supply of 4.5 V to 14 V. The device
can produce an output voltage as low as 0.6 V at
loads up to 15 A. Integrated NexFET™ Power
MOSFETs provide a small footprint and ease of use.
1
•
•
•
•
•
•
•
•
4.5-V to 14-V Input Voltage Range
Incorporates Power Block Technology
Up to 15-A Output Current
Fixed-Frequency Options of 300 kHz, 500 kHz,
and 1 MHz
High-Side and Low-Side MOSFET RDS(on) Sensing
Programmable Soft-Start
600-mV Reference Voltage With 1% Accuracy
Voltage Mode Control with Feed-Forward
Supports Prebiased Output
Thermal Shutdown
22-Pin 5-mm x 6-mm PQFN PowerPAD™
Package
For SWIFT™ Power Products Documentation,
see http://www.ti.com/swift
The device implements a voltage-mode control with
voltage feed-forward compensation that responds
instantly to input voltage change.
The TPS56121 is available in a thermally enhanced
22-pin PQFN (DQP) PowerPAD package.
The device offers design flexibility with a variety of
user programmable functions, including soft-start,
overcurrent protection (OCP) levels, and loop
compensation. OCP levels are programmed by a
single external resistor connected from the ILIM pin to
the circuit ground. During the initial power-on
sequence, the device enters a calibration cycle,
measures the voltage at the ILIM pin, and sets an
internal OCP voltage level. During operation, the
programmed OCP voltage level is compared to the
voltage drop across the low-side FET when it is on to
determine whether there is an overcurrent condition
and then enters a shutdown/restart cycle until the
fault is removed.
2 Applications
•
•
Point-of-Load (POL) Power Modules
High-Density DC-DC Converters for Telecom and
Networking Applications
Device Information(1)
PART NUMBER
TPS56121
PACKAGE
BODY SIZE (NOM)
LSON-CLIP (22)
6.00 mm × 5.00 mm
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
Simplified Application
TPS56121
VOUT
FB
VIN
COMP
PGD
VIN
BOOT
SW
EN/SS
VDD
VIN
VOUT
ILIM
BP
GND
SD
UDG-11047
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS56121
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1
6.2
6.3
6.4
6.5
6.6
4
4
4
5
5
7
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
Detailed Description ............................................ 10
7.1 Overview ................................................................. 10
7.2 Functional Block Diagram ....................................... 10
7.3 Feature Description................................................. 10
7.4 Device Functional Modes........................................ 14
8
Application and Implementation ........................ 15
8.1 Application Information............................................ 15
8.2 Typical Application .................................................. 15
9 Power Supply Recommendations...................... 21
10 Layout................................................................... 21
10.1 Layout Guidelines ................................................. 21
10.2 Layout Example .................................................... 21
11 Device and Documentation Support ................. 23
11.1
11.2
11.3
11.4
Device Support......................................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
23
23
23
23
12 Mechanical, Packaging, and Orderable
Information ........................................................... 23
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision C (january 2015) to Revision D
Page
•
Changed the datasheet Title From: " TPS56121 4.5-V to 14-V Input High-Current Synchronous Buck Converter" To:
"TPS56121 4.5-V to 14-V Input High-Current Synchronous Buck SWIFT™ Converter" ....................................................... 1
•
Added Features: "For SWIFT™ Power Products Documentation,..." .................................................................................... 1
Changes from Revision B (March 2013) to Revision C
•
Page
Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section .............................. 1
Changes from Revision A (May 2012) to Revision B
Page
•
Changed BOOT resistor value from (5 Ω to 10 Ω) to (5 Ω to 15 Ω). ..................................................................................... 3
•
Added Since the TPS56121 is designed for 15-A full-Load current and not intentionally designed for an OCP level
below 10 A, use an ROCSET value above 1 kΩ to get an accurate OCP tripping point. ........................................................ 12
•
Changed BOOT resistor value from (5 Ω to 10 Ω) to (5 Ω to 15 Ω). ................................................................................... 13
Changes from Original (March 2011) to Revision A
Page
•
Changed characterization conditions ..................................................................................................................................... 9
•
Changed corrected typographical error in Equation 2.......................................................................................................... 12
•
Added Switching Node (SW) section.................................................................................................................................... 13
•
Added clarity to Thermal Shutdown section ......................................................................................................................... 13
•
Deleted old Design example................................................................................................................................................. 15
•
Added new Design example................................................................................................................................................. 15
•
Added Layout Recomendations section ............................................................................................................................... 21
•
Added EVM Layout section .................................................................................................................................................. 21
2
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
TPS56121
www.ti.com
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
5 Pin Configuration and Functions
DQP PACKAGE
PQFN-22
(TOP VIEW)
COMP
1
22
PGD
FB
2
21
EN/SS
GND
3
20
VDD
BOOT
4
19
BP
GND
5
18
ILIM
GND
(Thermal Pad)
SW
6
17
VIN
SW
7
16
VIN
SW
8
15
VIN
SW
9
14
VIN
SW
10
13
VIN
SW
11
12
VIN
Note: The thermal pad is also an electrical ground connection.
Pin Functions
PIN
I/O
DESCRIPTION
NAME
NO.
BOOT
4
O
Gate drive voltage for the high-side FET. A 100-nF capacitor (typical) must be connected between this pin
and the SW pin. To reduce a voltage spike at SW, a BOOT resistor with a value between 5 Ω to 15 Ω may
be placed in series with the BOOT capacitor to slow down turn-on of the high-side FET.
BP
19
O
Output bypass for the internal regulator. Connect a low-ESR bypass ceramic capacitor of 1 µF or greater
from this pin to GND.
COMP
1
O
Output of the error amplifier and connection node for loop feedback components. Optionally, a 40.2 kΩ
resistor from this pin to GND sets switching frequency to 300KHz instead of the default value of 500 kHz;
while a 13.3-kΩ resistor from this pin to GND sets switching frequency to 1 MHz.
EN/SS
21
I
Logic-level input starts or stops the controller via an external user command. Allowing this pin to float turns
the controller on. Pulling this pin low disables the controller. This is also the soft-start programming pin. A
capacitor connected from this pin to GND programs the soft-start time. The capacitor is charged with an
internal current source of 10 µA. The resulting voltage ramp of this pin is also used as a second noninverting input to the error amplifier after a 0.8 V (typical) level shift downwards. Output regulation is
controlled by the internal level shifted voltage ramp until that voltage reaches the internal reference voltage
of 600 mV. The voltage ramp of this pin reaches 1.4 V (typical).
FB
2
I
Inverting input to the error amplifier. In normal operation, the voltage on this pin is equal to the internal
reference voltage.
3
—
GND
5
Ground reference for the device
—
Ground reference for the device. This is also the thermal pad used to conduct heat from the device. This
connection serves two purposes. The first is to provide an electrical ground connection for the device. The
second is to provide a low thermal impedance path from the device die to the PCB. This pad should be tied
externally to a ground plane.
18
I
A resistor connected from this pin to GND sets the overcurrent threshold for the device (the low-side FET).
22
O
Open drain power good output.
GND
Thermal
Pad
ILIM
PGD
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
3
TPS56121
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
www.ti.com
Pin Functions (continued)
PIN
NAME
NO.
I/O
DESCRIPTION
6
7
8
SW
9
I
Switching node of the power conversion stage. Sense line for the adaptive anti-cross conduction circuitry.
Acts as the common connection for the flying high-side FET driver.
I
Power input to the controller. A low-ESR bypass ceramic capacitor of 1 µF should be connected from this
pin close to GND.
I
Power input to the high-side FET.
10
11
VDD
20
12
13
14
VIN
15
16
17
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)
(1)
MIN
MAX
UNIT
–0.3
16.5
V
SW
–3
25
SW (< 100 ns pulse width, 10 µJ)
-5
VDD, VIN
Voltage
Temperature
(1)
BOOT
–0.3
30
BOOT-SW (differential from BOOT to SW)
–0.3
7
COMP, PGOOD, FB, BP, EN/SS, ILIM
–0.3
7
Junction, TJ
–40
150
Storage, Tstg
–55
150
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other condition beyond those included under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods of time may affect device reliability.
6.2 ESD Ratings
VALUE
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001
V(ESD)
(1)
(2)
Electrostatic discharge
(1)
UNIT
±2000
Charged-device model (CDM), per JEDEC specification JESD22C101 (2)
V
±1500
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
NOM MAX UNIT
VDD
VIN Input voltage
4.5
14
V
TJ
Operating junction temperature
–40
125
°C
4
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
TPS56121
www.ti.com
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
6.4 Thermal Information
TPS56121
THERMAL METRIC (1)
DQP
UNIT
22 PINS
RθJA
Junction-to-ambient thermal resistance
34.6
RθJC(top)
Junction-to-case (top) thermal resistance
22.9
ψJT
Junction-to-top characterization parameter
0.6
ψJB
Junction-to-board characterization parameter
5.0
RθJC(bot)
Junction-to-case (bottom) thermal resistance
0.3
(1)
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
6.5 Electrical Characteristics
–40°C ≤ TJ ≤ 125°C, VVDD = 12 V, all parameters at zero power dissipation (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
TJ = 25°C, 4.5 V ≤ VVDD ≤ 14 V
597
600
603
–40°C ≤ TJ ≤ 125°C,
4.5 V ≤ VVDD ≤ 14 V
594
600
606
14
V
80
120
µA
2.5
VOLTAGE REFERENCE
VFB
FB input voltage
mV
INPUT SUPPLY
VVDD
Input supply voltage range
IVDDSD
Shutdown supply current
VEN/SS = 0.2 V
4.5
IVDDQ
Quiescent, non-switching
Let EN/SS float, VFB = 1 V
5.0
mA
VUVLO
UVLO ON Voltage
4.0
4.3
V
VUVLO(HYS)
UVLO hysteresis
500
700
mV
V
ENABLE/SOFT-START
VIH
High-level input voltage, EN/SS
0.55
0.70
1.00
VIL
Low-level input voltage, EN/SS
0.27
0.30
0.33
V
ISS
Soft-start source current
8
10
12
µA
VSS
Soft-start voltage level – Start of
ramp
0.4
0.8
1.3
V
6.2
6.5
6.8
V
70
125
mV
300
330
kHz
BP REGULATOR
VBP
Output voltage
IBP = 10 mA
VDO
Regulator dropout voltage, VVDD –
VBP
IBP = 25 mA, VVDD = 4.5 V
OSCILLATOR
fSW
Switching Frequency
VRAMP (1)
RCOMP = 40.2 kΩ, 4.5 V ≤ VVDD ≤ 14 V
270
RCOMP = open, 4.5 V ≤ VVDD ≤ 14 V
450
500
550
kHz
RCOMP = 13.3 kΩ, 4.5 V ≤ VVDD ≤ 14 V
0.8
0.95
1.1
MHz
VVDD/6.6
VVDD/6
VVDD/5.4
V
100
ns
Ramp amplitude
PWM
DMAX
(1)
tON(min)
(1)
Maximum duty cycle
fsw = 300 kHz, VFB = 0 V,
4.5 V ≤ VVDD ≤ 14 V
93%
fsw = 500 kHz, VFB = 0 V,
4.5 V ≤ VVDD ≤ 14 V
90%
fsw = 1 MHz, VFB = 0 V,
4.5 V ≤ VVDD ≤ 14 V
85%
Minimum controllable pulse width
ERROR AMPLIFIER
GBWP
AOL
(1)
(1)
(1)
Gain bandwidth product
10
Open loop gain
60
24
MHz
dB
Ensured by design. Not production tested
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
5
TPS56121
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
www.ti.com
Electrical Characteristics (continued)
–40°C ≤ TJ ≤ 125°C, VVDD = 12 V, all parameters at zero power dissipation (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
IIB
Input bias current (current out of FB
pin)
VFB = 0.6 V
IEAOP
Output source current
VFB = 0 V
1.5
mA
IEAOM
Output sink current
VFB = 1 V
1.5
mA
75
nA
POWER GOOD
VOV
Feedback upper voltage limit for
PGOOD
655
675
700
VUV
Feedback lower voltage limit for
PGOOD
500
525
550
VPGD-HYST
PGOOD hysteresis voltage at FB
30
45
RPGD
PGOOD pull down resistance
VFB = 0 V, IFB = 5 mA
30
70
Ω
IPGDLK
PGOOD leakage current
550 mV < VFB < 655 mV,
VPGOOD = 5 V
10
20
µA
mV
OUTPUT STAGE
RHI
High-side device resistance
TJ = 25°C, (VBOOT – VSW) = 5.5 V
4.5
6.5
RLO
Low side device resistance
TJ = 25°C
1.9
2.7
mΩ
OVERCURRENT PROTECTION (OCP)
tPSSC(min)
tBLNKH
(1)
(1)
Minimum pulse time during short
circuit
250
Switch leading-edge blanking pulse
time (high-side detection)
150
ns
IOCH
OC threshold for high-side FET
TJ = 25°C, (VBOOT – VSW) = 5.5 V
IILIM
ILIM current source
TJ = 25°C
VOCLPRO (1)
Programmable OC range for low side
TJ = 25°C
FET
tOFF
OC retry cycles on EN/SS pin
27
34
39
10.0
12
100
4
A
µA
mV
Cycle
BOOT DIODE
VDFWD
Bootstrap diode forward voltage
IBOOT = 5 mA
0.8
V
145
ºC
20
ºC
THERMAL SHUTDOWN
TJSD
(1)
TJSDH
6
Junction shutdown temperature
(1)
Hysteresis
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
TPS56121
www.ti.com
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
6.6 Typical Characteristics
602
306
Switching Frequency (kHz)
FB Pin Reference Voltage (mV)
fSW = 300 kHz
601
600
599
598
597
596
305
304
303
302
301
595
594
−40 −25 −10
5
20 35 50 65 80
Junction Temperature (°C)
95
VVDD = 4.5 V
VVDD = 12 V
300
−40 −25 −10
110 125
Figure 1. Reference Voltage vs. Junction Temperature
5
20 35 50 65 80
Junction Temperature (°C)
95
110 125
Figure 2. Switching Frequency vs. Junction Temperature
(300 kHz)
504
975
fSW = 500 kHz
fSW = 1 MHz
Switching Frequency (kHz)
Switching Frequency (kHz)
502
500
498
496
494
492
5
20 35 50 65 80
Junction Temperature (°C)
95
875
850
−40 −25 −10
725
700
675
650
625
5
20 35 50 65 80
Junction Temperature (°C)
95
110 125
Figure 5. EN Pin High-Level Threshold Voltage vs. Junction
Temperature
5
20 35 50 65 80
Junction Temperature (°C)
95
110 125
Figure 4. Switching Frequency vs. Junction Temperature (1
MHz)
EN Pin Low−Level Threshold Voltage (mV)
EN Pin High−Level Threshold Voltage (mV)
900
VVDD = 4.5 V
VVDD = 12 V
110 125
Figure 3. Switching Frequency vs. Junction Temperature
(500 kHz)
600
−40 −25 −10
925
VVDD = 4.5 V
VVDD = 12 V
490
488
−40 −25 −10
950
292.5
292.0
291.5
291.0
290.5
290.0
−40 −25 −10
5
20 35 50 65 80
Junction Temperature (°C)
95
110 125
Figure 6. EN Pin Low-Level Threshold Voltage vs. Junction
Temperature
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
7
TPS56121
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
www.ti.com
82
2.44
80
2.43
Quiescent Current (mA)
Shutdown Current (µA)
Typical Characteristics (continued)
78
76
74
72
2.42
2.41
2.40
2.39
VVDD = 12 V
70
−40 −25 −10
5
20 35 50 65 80
Junction Temperature (°C)
95
VVDD = 12 V
2.38
−40 −25 −10
110 125
10.5
975
10.4
950
10.3
10.2
10.1
10.0
9.9
9.8
9.7
925
900
875
850
825
800
775
5
20 35 50 65 80
Junction Temperature (°C)
95
725
−40 −25 −10
110 125
Figure 9. Soft-Start Source vs. Junction Temperature
5
20 35 50 65 80
Junction Temperature (°C)
95
110 125
Figure 10. Soft-Start Voltage Level vs. Junction
Temperature
2.5
5.5
5.0
4.5
4.0
VVDD = 4.5 V
VVDD = 12 V
3.5
−40 −25 −10
5
20 35 50 65 80
Junction Temperature (°C)
95
110 125
Figure 11. High-Side On Resistance vs. Junction
Temperature
Low−Side On−Resistance (mΩ)
6.0
High−Side On−Resistance (mΩ)
110 125
750
9.6
−40 −25 −10
8
95
Figure 8. Quiescent Current vs. Junction Temperature
Soft−Start Voltage Level (mV)
Soft−Start Source Current (µA)
Figure 7. Shutdown Current vs. Junction Temperature
5
20 35 50 65 80
Junction Temperature (°C)
2.4
2.3
2.2
2.1
2.0
1.9
VVDD = 4.5 V
VVDD = 12 V
1.8
1.7
−40 −25 −10
5
20 35 50 65 80
Junction Temperature (°C)
95
110 125
Figure 12. Low-Side On Resistance vs. Junction
Temperature
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
TPS56121
www.ti.com
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
Typical Characteristics (continued)
Figure 15 through Figure 18 are measured on a 2.5-inch × 2.5-inch × 0.062-inch FR4 board with 4 layers and 2
oz. copper, a 0.44-µH output inductor and a DCR of 0.32 mΩ.
750
Power−Good Threshold Voltage (mV)
High−Side Overcurrent Threshold (A)
40
38
36
34
32
30
28
VVDD = 4.5 V
VVDD = 12 V
26
−40 −25 −10
5
20 35 50 65 80
Junction Temperature (°C)
95
700
650
600
550
500
VOV
VUV
450
−40 −25 −10
110 125
Figure 13. High-Side Overcurrent Threshold vs. Junction
Temperature
5
20 35 50 65 80
Junction Temperature (°C)
95
110 125
Figure 14. Power Good Threshold Voltage vs. Junction
Temperature
100
100
95
90
Efficiency (%)
Efficiency (%)
90
80
70
60
50
fSW = 500 kHz
VVIN = 12 V
TA = 25°C
0
1
2
3
4
5
VOUT = 0.8 V
VOUT = 1.0 V
VOUT = 1.2 V
VOUT = 1.8 V
VOUT = 2.5 V
VOUT = 3.3 V
80
75
55
50
14
14
12
12
Output Current (A)
16
10
8
4
2
0
0
10
20
30 40 50 60 70 80
Ambient Temperature (°C)
0
1
5
6 7 8 9 10 11 12 13 14 15
Load Current (A)
G001
VOUT = 0.8 V
VOUT = 1.0 V
VOUT = 1.2 V
VOUT = 1.8 V
VOUT = 2.5 V
VOUT = 3.3 V
6
2
0
0
G001
Figure 17. Output Current vs. Ambient Temperature
(VVIN = 12 V)
4
8
VVIN = 12 V
100 110
3
10
4
90
2
Figure 16. Efficiency vs. Load Current (VVIN = 5 V)
16
6
fSW = 500 kHz
VVIN = 5 V
TA = 25°C
60
6 7 8 9 10 11 12 13 14 15
Load Current (A)
G001
VOUT = 0.8 V
VOUT = 1.0 V
VOUT = 1.2 V
VOUT = 1.8 V
VOUT = 2.5 V
VOUT = 3.3 V
VOUT = 0.8 V
VOUT = 1.0 V
VOUT = 1.2 V
VOUT = 1.8 V
VOUT = 2.5 V
VOUT = 3.3 V
70
65
Figure 15. Efficiency vs. Load Current (VVIN = 12 V)
Output Current (A)
85
10
20
30 40 50 60 70 80
Ambient Temperature (°C)
VVIN = 5 V
90
100 110
G001
Figure 18. Output Current vs. Ambient Temperature
(VVIN = 5 V)
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
9
TPS56121
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
www.ti.com
7 Detailed Description
7.1 Overview
The TPS56121 is a 15-A high performance synchronous buck converter with two integrated N-channel NexFET
power MOSFETs. The device implements a voltage-mode control with voltage feed-forward compensation that
responds instantly to input voltage change. Pre-bias capability eliminates concerns about damaging sensitive
loads.
7.2 Functional Block Diagram
+
10 mA
Soft Start
SS
0.6 VREF + 12.5%
SS
EN/SS
+
SD
6-V
Regulator
BP
+
References
Calibration
Circuit
OC
SD
VIN
Clock
Oscillator
PWM
Logic
FB
PWM
+
Anti-Cross
Conduction
and
Pre-Bias
Circuit
SW
BP
+
10 mA
0.6 VREF
SS
BOOT
0.6 VREF
BP
COMP
0.6 VREF –12.5%
Fault
Controller
Clock
VDD
BP
FB
Thermal
Shutdown
750 kW
PGOOD
OC
Threshold
Setting
ILIM
Fault Controller
TPS56121
PAD
OC
UDG-11050
GND
7.3 Feature Description
7.3.1 Voltage Reference
The 600-mV bandgap cell is internally connected to the non-inverting input of the error amplifier. The reference
voltage is trimmed with the error amplifier in a unity gain configuration to remove amplifier offset from the final
regulation voltage. The 1% tolerance on the reference voltage allows the user to design a very accurate power
supply.
10
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
TPS56121
www.ti.com
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
Feature Description (continued)
Input Voltage (V)
2.0
1.6
VEN/SS
Calibration
Time(1.9 ms)
1.3 V
1.2
0.8
0.7 V
0.4
VSS_INT
0
Time (ms)
Figure 19. Startup Sequence and Timing
7.3.2 Enable Functionality, Startup Sequence and Timing
After input power is applied, an internal 40-μA current source begins to charge the soft-start capacitor connected
from EN/SS to GND. When the voltage across that capacitor increases to 0.7 V, it enables the internal BP
regulator followed by a calibration. Total calibration time is approximately 1.9 ms. See Figure 19. During the
calibration, the device performs the following two functions.
7.3.2.1 COMP Pin Impedance Sensing
The device samples the impedance at the COMP pin and determines the appropriate operating switching
frequency. If there is no resistor connected from the COMP pin to GND, the switching frequency is set to the
default value of 500 kHz. If a resistor of 40.2 kΩ ± 10% is connected from the COMP pin to GND, the switching
frequency is set to 300 kHz. Alternatively, if a resistor of 13.3 K ± 10% is connected from the COMP pin to GND,
the switching frequency is set to 1 MHz.
After a 1.1-ms time period, the COMP pin is then brought low for 0.8 ms. This ensures that the feedback loop is
preconditioned at startup and no sudden output rise occurs at the output of the converter when it is allowed to
start switching.
7.3.2.2 Overcurrent Protection (OCP) Setting
The device sources 10 μA (typical) to the resistor connected from the ILIM pin to GND. The voltage developed
across that resistor multiplied by a factor of 2 is then sampled and latched off internally as the OCP trip level for
the low-side FET until one cycles the input or toggles the EN/SS.
The voltage at EN/SS is internally clamped to 1.3 V before and/or during calibration to minimize the discharging
time once calibration is complete. The discharging current is from an internal current source of 140 μA and it
pulls the voltage down to 0.4 V. It then initiates the soft-start by charging up the capacitor using an internal
current source of 10 μA. The resulting voltage ramp on this pin is used as a second non-inverting input to the
error amplifier after an 800 mV (typical) downward level-shift; therefore, the actual soft-start does not take place
until the voltage at this pin reaches 800 mV.
If the EN/SS pin is left floating, the controller starts automatically. EN/SS must be pulled down to less than 270
mV to ensure that the chip is in shutdown mode.
7.3.3 Soft-Start Time
The soft-start time of the TPS56121 is user programmable by selecting a single capacitor. The EN/SS pin
sources 10 μA to charge this capacitor. The actual output ramp-up time is the amount of time that it takes for the
10 μA to charge the capacitor through a 600 mV range. There is some initial lag due to calibration and an offset
(800 mV) from the actual EN/SS pin voltage to the voltage applied to the error amplifier.
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
11
TPS56121
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
www.ti.com
Feature Description (continued)
The soft-start is accomplished in a closed-loop, meaning that the error amplifier controls the output voltage at all
times during the soft-start period and the feedback loop is never open as occurs in duty cycle limit soft-start
schemes. The error amplifier has two non-inverting inputs, one connected to the 600-mV reference voltage, and
the other connected to the offset EN/SS pin voltage. The lower of these two voltages is what the error amplifier
controls the FB pin to. As the voltage on the EN/SS pin ramps up past approximately 1.4 V (800 mV offset
voltage plus the 600 mV reference voltage), the 600-mV reference voltage becomes the dominant input and the
converter has reached its final regulation voltage.
The capacitance required for a given soft-start ramp time for the output voltage is calculated in Equation 1.
æI
ö
CSS = ç SS ÷ ´ tSS
è VFB ø
where
•
•
•
•
CSS is the required capacitance on the EN/SS pin (nF)
ISS is the soft-start source current (10 μA)
VFB is the feedback reference voltage (0.6 V)
tSS is the desired soft-start ramp time (ms)
(1)
7.3.4 Oscillator
The oscillator frequency is internally fixed at 500 KHz if there is no resistor connected from COMP pin to GND.
Optionally, a 40.2-kΩ resistor from the COMP pin to GND sets the frequency to 300 KHz. Alternatively, a 13.3-kΩ
resistor from COMP pin GND sets the frequency to 1 MHz.
7.3.5 Overcurrent Protection (OCP)
Programmable OCP level at ILIM is from 6 mV to 50 mV. With a scale factor of 2, the actual OC trip point across
the low-side FET is in the range of 12 mV to 100 mV.
If the voltage drop across ROCSET reaches 300 mV during calibration (No ROCSET resistor included), it disables
OC protection. Once disabled, there is no low-side or high-side current sensing.
OCP level for the high-side FET is fixed at 34 A (typical). The high-side OCP provides pulse-by-pulse current
limiting.
OCP sensing for the low-side FET is a true inductor valley current detection, using sample and hold. Equation 2
can be used to calculate ROCSET. Since the TPS56121 is designed for 15-A full-Load current and not intentionally
designed for an OCP level below 10 A, use an ROCSET value above 1 kΩ to get an accurate OCP tripping point.
æ
æ I
öö
ROCSET = ç IOUT(max ) - ç P-P ÷ ÷ ´ 95 + 62.5
è 2 øø
è
where
•
•
•
IP-P is the peak-to-peak inductor current (A)
IOUT(max) is the trip point for OCP (A)
ROCSET is the resistor used for setting the OCP level (Ω)
(2)
An overcurrent (OC) condition is detected by sensing voltage drop across the low-side FET and across the highside FET. If the voltage drop across either FET exceeds OC threshold, a count increments one count. If no OC
condition is detected on either FET, the fault counter decrements by one counter. If three OC pulses are
summed, a fault condition is declared which cycles the soft-start function in a hiccup mode. Hiccup mode is
defined as four dummy soft-start timeouts followed by a real one if overcurrent condition is encountered during
normal operation; or five dummy soft-start timeouts followed by a real one if overcurrent condition occurs from
the beginning during start. This cycle continues indefinitely until the fault condition is removed.
12
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
TPS56121
www.ti.com
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
Feature Description (continued)
7.3.6 Switching Node (SW)
The SW pin connects to the switching node of the power conversion stage. It acts as the return path for the highside gate driver. When configured as a synchronous buck stage, the voltage swing on SW normally traverses
from below ground to well above the input voltage. Parasitic inductance in the high-side FET and the output
capacitance (COSS) of both power FETs form a resonant circuit that can produce high frequency ( > 100 MHz)
ringing on this node. The voltage peak of this ringing, if not controlled, can be significantly higher than the input
voltage. Ensure that the peak ringing amplitude does not exceed the absolute maximum rating limit for the pin.
In many cases, a series resistor and capacitor snubber network connected from the switching node to PGND can
be helpful in damping the ringing and decreasing the peak amplitude. Provide provisions for snubber network
components in the layout of the printed circuit board. If testing reveals that the ringing amplitude at the SW pin
exceeds the limit, then include snubber components.
Placing a BOOT resistor with a value between 5 Ω and 15 Ω in series with the BOOT capacitor slows down the
turn-on of the high-side FET and can help to reduce the peak ringing at the switching node as well.
7.3.7 Input Undervoltage Lockout (UVLO)
The TPS56121 has fixed input UVLO. In order for the device to turn on, the following conditions must be met:
• the EN/SS pin voltage must be greater than VIH
• the input voltage must exceed UVLO on voltage VUVLO
The UVLO has a minimum of 500 mV hysteresis built-in.
7.3.8 Pre-Bias Startup
The TPS56121 contains a unique circuit to prevent current from being pulled from the output during startup in the
condition the output is pre-biased. There are no PWM pulses until the internal soft-start voltage rises above the
error amplifier input (FB pin), if the output is pre-biased. Once the soft-start voltage exceeds the error amplifier
input, the controller slowly initiates synchronous rectification by starting the synchronous rectifier with a narrow
on time. It then increments the on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D),
where D is the duty cycle of the converter.
This approach prevents the sinking of current from a pre-biased output, and ensures the output voltage startup
and ramp to regulation is smooth and controlled.
7.3.9 Power Good
The TPS56121 provides an indication that output is good for the converter. This is an open drain signal and pulls
low when any condition exists that would indicate that the output of the supply might be out of regulation. These
conditions include:
• VFB is more than ±12.5% from nominal
• soft-start is active
• a short circuit condition has been detected
NOTE
When there is no power to the device, PGOOD is not able to pull close to GND if an
auxiliary supply is used for the power good indication. In this case, a built in resistor
connected from drain to gate on the PGOOD pull down device makes the PGOOD pin
look approximately like a diode to GND.
7.3.10 Thermal Shutdown
If the junction temperature of the device reaches the thermal shutdown limit of 145°C, both the high-side FET
and low-side FET maintain off status. When the junction cools to the required level (125°C typical), the PWM
initiates soft start as during a normal power-up cycle.
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
13
TPS56121
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
www.ti.com
7.4 Device Functional Modes
The TPS56121 devices operate in continuous conduction mode (CCM) at a fixed frequency, regardless of the
output current. For the first 128 switching cycles, the low-side MOSFET on-time is slowly increased to prevent
excessive current sinking in the event the device is started with a prebiased output. Following the first 128
switching cycles, the low-side MOSFET and the high-side MOSFET on-times are fully complementary.
14
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
TPS56121
www.ti.com
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The TPS56121 is a highly-integrated synchronous step-down DC-DC converter. It is used to convert a higher DC
input voltage (4.5 V to 14 V recommended) to a lower DC output voltage (as low as 0.6 V), with a maximum
output current of 15 A, for a variety of applications.
8.2 Typical Application
This design example describes a 15-A, 12-V to 1.0-V design using the TPS56121 high-current integrated buck
converter. The system specifications are listed in Table 1. Use the following design procedure to select key
component values for this device.
+
Figure 20. Design Example Schematic
8.2.1 Design Requirements
Table 1. TPS56121 Design Example Parameters
PARAMETER
TEST CONDITIONS
VIN
Input voltage
VIN(ripple)
Input ripple
IOUT = 15 A
VOUT
Output voltage
0 A ≤ IOUT ≤ 15 A
Line regulation
8 V ≤ VIN ≤ 14 V
MIN
TYP
8
12
0.98
1.00
MAX
UNIT
14
V
0.15
V
1.02
V
0.1%
Load regulation
0 A ≤ IOUT ≤ 15 A
VRIPPLE
Output ripple
IOUT= 15 A
20
mV
VOVER
Output overshoot
ITRAN = 5 A
50
mV
VUNDER
Output undershoot
ITRAN = 5 A
IOUT
Output current
8 V ≤ VIN ≤ 14 V
tSS
Soft-start time
VIN = 12 V
IOUT(max)
Short- circuit current trip point
η
Efficiency
fSW
Switching frequency
0.5%
50
0
mV
15
2.0
20
VIN = 12 V, IOUT = 15 A
A
90%
500
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
A
ms
kHz
15
TPS56121
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
www.ti.com
8.2.2 Detailed Design Procedure
Table 2. List of Materials for TPS56121 Design Example
REFERENCE
DESiGNATOR
QTY
C1, C2, C3, C4
C5, C11
VALUE
DESCRIPTION
SIZE
PART NUMBER
MANUFACTURER
4
22 µF
Capacitor, Ceramic, 25 V, X5R, 20%
1210
Std
Std
2
1.0 µF
Capacitor, Ceramic, 25V, X7R, 20%
0805
Std
Std
EEEFP1C101AP
Panasonic
C6
0
100 µF
Capacitor, Aluminum, 16 VDC, ±20%
Code D8
C7, C8, C9,
C10, C19
5
100 µF
Capacitor, Ceramic, 6.3V, X5R, 20%
1210
Std
Std
C12
1
4.7 µF
Capacitor, Ceramic, 10 V, X5R, 20%
0805
Std
Std
C13
1
33 nF
Capacitor, Ceramic, 16 V, X7R, 20%
0603
Std
Std
C14
1
100 nF
Capacitor, Ceramic, 50 V, X7R, 20%
0603
Std
Std
C15
1
2200 pF
Capacitor, Ceramic, 50 V, X7R, 10%
0603
Std
Std
C16
1
100 pF
Capacitor, Ceramic, 50 V, C0G, 5%
0603
Std
Std
C17
1
680 pF
Capacitor, Ceramic, 50 V, C0G, 5%
0603
Std
Std
C18
1
1000 pF
Capacitor, Ceramic, 50 V, X7R, 20%
0603
Std
Std
C20, C21
0
100 µF
Capacitor, Ceramic, 6.3 V, X5R, 20%
1210
Std
Std
J1, J2
2
Terminal Block, 4-pin, 15 A, 5.1 mm
0.80 x 0.35
inch
ED120/4DS
OST
J3
1
Header, Male 2-pin, 100mil spacing
0.100 inch x
PEC02SAAN
2
L1
1
440 nH
Inductor, 440 nH, 30A, 0.32 mΩ
0.530 x
0.510 inch
R1
1
1.78 kΩ
Resistor, Chip, 1/16W, 1%
R2
1
5.10 Ω
R3
1
7.87 kΩ
R4
1
R5
R6
Sullins
PA0513.441NLT
Pulse
0603
Std
Std
Resistor, Chip, 1/16W, 1%
0603
Std
Std
Resistor, Chip, 1/16W, 1%
0603
Std
Std
20.5 kΩ
Resistor, Chip, 1/16W, 1%
0603
Std
Std
1
49.9 Ω
Resistor, Chip, 1/16W, 1%
0603
Std
Std
1
1.00 kΩ
Resistor, Chip, 1/16W, 1%
0603
Std
Std
R7
1
30.1 kΩ
Resistor, Chip, 1/16W, 1%
0603
Std
Std
R8
1
0Ω
Resistor, Chip, 1/16 W, 1%
0603
Std
Std
R9
1
1.00 Ω
Resistor, Chip, 1/8 W, 1%
0805
Std
Std
R10
1
100 kΩ
Resistor, Chip, 1/16W, 1%
0603
Std
Std
5010
Keystone
TP1, TP3, TP11
3
Test Point, Red, Thru Hole
0.125 x
0.125 inch
TP2, TP4, TP8,
TP9, TP12
5
Test Point, Black, Thru Hole
0.125 x
0.125 inch
5011
Keystone
TP5, TP6
2
Test Point, Yellow, Thru Hole
0.125 x
0.125 inch
5014
Keystone
TP7, TP10
2
Test Point, White, Thru Hole
0.125 x
0.125 inch
5012
Keystone
U1
1
4.5-V to 14-V input, 15-A, synchronous
buck converter
QFN-22
6 × 5 mm
TPS56121DQP
TI
8.2.2.1 Switching Frequency Selection
To achieve a balance between small size and high efficiency for this design, use switching frequency of 500 kHz.
8.2.2.2 Inductor Selection (L1)
Synchronous buck power inductors are typically sized for between approximately 20% and 40% peak-to-peak
ripple current (IP-P).
Using this target ripple current, the required inductor size can be calculated as shown in Equation 3.
16
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
TPS56121
www.ti.com
L»
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
VIN(max) - VOUT
0.3 ´ IOUT
´
VOUT
1
14 V - 1.0 V 1.0 V
1
´
=
´
´
= 413nH
VIN(max) fSW
0.3 ´ 15 A
14 V 500kHz
(3)
Selecting a standard 440-nH inductor value, IP-P = 4.2 A.
The RMS current through the inductor is approximated in Equation 4.
IL(rms ) =
(IOUT )2 +
(
2
1 ´ I
P -P
12
(
)
)=
(15 )2 +
(
1 ´
12
(4.2 )2
)= 15.05 A
(4)
8.2.2.3 Output Capacitor Selection
The output transient response typically drives the selection of the output capacitor. For applications where VIN(min)
> 2 × VOUT, use overshoot to calculate the minimum output capacitance, as shown in Equation 5.
COUT(min) =
(ITRAN )2 ´ L
(VOUT ´ VOVER )
=
52 ´ 440nH
= 220 mF
1.0 ´ 50mV
(5)
For applications where VIN(min) < 2 × VOUT, use overshoot to calculate the minimum output capacitance. The
equation is shown in Equation 6
COUT(min) =
(ITRAN )2 ´ L
(VIN - VOUT )´ VUNDER
(6)
In order to meet the low ESR and high capacitance requirements, this design uses five 100-µF, 1210 ceramic
capacitors. With a minimum capacitance, maximum ripple voltage determines the maximum allowable ESR. The
ESR is approximated in Equation 7.
æ
ö
IP-P
æ
ö
4.2 A
VRIPPLE - ç
÷ 20mV - ç
÷
VRIPPLE - VRIPPLE(COUT)
´
´
8
C
f
OUT
SW ø
è
è 8 ´ 500 mF ´ 500kHz ø = 4.3mW
=
=
ESRCOUT(max) =
IP-P
IP-P
4.2 A
(7)
8.2.2.4 Inductor Peak Current Rating
With output capacitance, it is possible to calculate the charge current during start-up and determine the minimum
saturation current rating for the inductor. Equation 8 approximates the start-up charging current (ICHARGE).
V
´ COUT 1.0 V ´ 500 mF
ICHARGE = OUT
=
= 0.25 A
tSS
2ms
(8)
Equation 9 approximates the peak current in the inductor, IL(peak).
IL(peak ) = IOUT + (12 ´ IRIPPLE )+ ICHARGE = 15 A + (12 ´ 4.2A )+ 0.25 A = 17.4 A
(9)
With the short circuit current trip point IOUT(max) set at 20 A, the maximum allowable peak current IL_PEAK(max) is
shown in Equation 10.
IL _ PEAK (max ) = IOUT(max ) + (12 ´ IRIPPLE ) = 20 A + (12 ´ 4.2A ) = 22.1A
(10)
The selection of output capacitor meets the maximum allowable peak current requirement.
Table 3. Inductor Requirements Summary
VALUE
UNIT
L
Inductance
PARAMETER
440
nH
IL(rms)
RMS current (thermal rating)
15.1
A
IL_PEAK(max)
Peak current (saturation rating)
22.1
A
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
17
TPS56121
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
www.ti.com
Thie design uses a PA0513.441NLT, 440-nH, 0.32-mΩ, 30-A inductor.
8.2.2.5 Input Capacitor Selection
The input voltage ripple is divided between capacitance and ESR. For this design VIN_RIPPLE(CAP) = 100 mV and
VIN_RIPPLE(ESR) = 50 mV. Use Equation 11 to estimate the minimum capacitance. Use Equation 12 to estimate the
maximum ESR.
CIN(min) =
(
IOUT ´ VOUT ´ VIN(min) - VOUT
(
VIN _ RIPPLE(CAP) ´ VIN(min)
ESRCIN(max ) =
VIN _ RIPPLE(ESR)
æI
ö
IOUT + ç P-P ÷
è 2 ø
)
2
) ´ fSW
=
15 ´ 1.0 V ´ (8 V - 1.0 V )
2
= 32.8 mF
100mV ´ (8 V ) ´ 500kHz
50mV
=
= 2.9mW
æ 4.2 A ö
15 A + ç
÷
è 2 ø
(11)
(12)
Equation 13 estimates the RMS current in the input capacitors.
IRMS(cin ) = IOUT ´ DMAX ´ (1 - DMAX ) = 15 A ´
1 æ
1ö
´ 1= 5.0 A rms
8 çè 8 ÷ø
(13)
Four 1210, 22-µF, 25-V, X5R, ceramic capacitors with approximately 2.5-mΩ ESR and a 2.5-A RMS current
rating are selected. Higher voltage capacitors are selected to minimize capacitance loss at the DC bias voltage to
ensure the capacitors will have sufficient capacitance at the working voltage while a 1.0-µF capacitor in smaller
case size is used to reduce high frequency noise from the MOSFET switching.
8.2.2.6 Bootstrap Capacitor (C14)
The bootstrap capacitor maintains power to the high-side driver during the high-side switch ON time. Per the
requirements of the integrated MOSFET, the value of CBOOT is 100 nF with a minimum 10-V rating.
8.2.2.7 Bootstrap Resistor (R2)
The bootstrap resistor slows the rising edge of the SW voltage to reduce ringing and improve EMI. Per the
datasheet recommendation a 5.1-Ω resistor is selected.
8.2.2.8 RC Snubber (R9 and C18)
To effectively limit the switch node ringing, select a 1.0-Ω resistor and a 1000-pF capacitor
8.2.2.9 VDD Bypass Capacitor (C11)
Per the data sheet recommended pin terminations, bypass VDD to GND with a 1.0-µF capacitor.
8.2.2.10 BP5 Bypass Capacitor (C12)
Per the data sheet recommended pin functions, bypass BP5 to GND with a capacitor with a value of at least 1.0µF. For additional filtering and noise immunity, select a 4.7-µF capacitor.
8.2.2.11 Soft-Start Capacitor (C13)
The soft-start capacitor provides a constant ramp voltage to the error amplifier to provide controlled, smooth
start-up. The soft-start capacitor is sized using Equation 14.
I
10 mA
CSS = SS ´ tSS =
´ 2.0ms = 33nF
VFB
0.6 V
(14)
8.2.2.12 Current Limit (R1)
The TPS56221 uses the negative drop across the internal low-side FET at the end of the OFF-time to measure
the valley of the inductor current. Allowing for a minimum 20-A, or 30% over maximum load, the programming
resistor is selected using Equation 15.
18
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
TPS56121
www.ti.com
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
æ
æ
æI
öö
æ 4.2 A ö ö
ROCSET = 95 ´ ç IOUT(max) - ç P-P ÷ ÷ + 62.5 W = 95 ´ ç 20 A - ç
÷ ÷ + 62.5 W = 1.76 kW
2
è 2 øø
è
øø
è
è
(15)
Select a standard 1.78-kΩ resistor from the E-48 series.
8.2.2.13 Feedback Divider (R4, R7)
The TPS56121 converter uses a full operational amplifier with an internally fixed 0.600-V reference. R4 is
selected between 10 kΩ and 50 kΩ for a balance of feedback current and noise immunity. With R4 set to 20.5
kΩ, program the output voltage with a resistor divider as calculated in Equation 16.
VFB ´ R4
0.600 V ´ 20.5kW
=
= 30.8kW
R7 =
(VOUT - VFB ) (1.0 V - 0.600 V )
(16)
Select a standard 30.1-kΩ resistor from the E-48 series.
8.2.2.14 Compensation (C15, C16, C17, R3, R6)
Using the TPS40k Loop Stability Tool for 50 kHz of bandwidth and 60 degrees of phase margin with an R4 value
of 20.5 kΩ, the design yields the following values.
• C17 = C_1 = 680 pF
• C15 = C_2 = 2200 pF
• C16 = C_3 = 100 pF
• R6 = R_2 = 1.00 kΩ
• R3 = R_3 = 7.87 kΩ
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
19
TPS56121
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
www.ti.com
8.2.3 Application Curves
40
200
90
30
160
85
20
120
10
80
0
40
80
75
70
65
60
55
50
VIN = 8 V
VIN = 12 V
VIN = 14 V
fSW = 500 kHz
0
3
6
9
Load Current (A)
12
−10
0
−20
−40
−30
−80
−120
−40
Gain
Phase
−50
15
−60
1000
−160
10000
Frequency (kHz)
G001
Figure 21. Efficiency vs Load Current
Phase (°)
95
Gain (dB)
Efficiency (%)
Output voltage 12 V to 1.0 V at 0-A to 15-A input current.
100000
−200
400000
G001
Figure 22. Loop Response, 47-kHz Bandwidth,
48° Phase Margin
Figure 23. Output Ripple 20 mV/div, 1.0 µs/div, 20 MHz Bandwidth, AC Coupled
20
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
TPS56121
www.ti.com
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
9 Power Supply Recommendations
The TPS56121 devices are designed to operate from an input voltage supply between 4.5 V and 14 V. This
supply must be well regulated. These devices are not designed for split-rail operation. The VIN and VDD
terminals must be the same potential for accurate high-side short circuit protection. Proper bypassing of input
supplies and internal regulators is also critical for noise performance, as is PCB layout and grounding scheme.
See the recommendations in Layout Guidelines.
10 Layout
10.1 Layout Guidelines
•
•
•
•
•
•
•
Place input capacitors next to the VIN pin and on the same side as the device. Use wide and short traces or
copper planes for the connection from the VIN pin to the input capacitor and from the input capacitor to the
power pad of the device.
Place the BP decoupling capacitor close to the BP pin and on the same side as the device in order to avoid
the use of vias. Use wide and short traces for the connection from the BP pin to the capacitor and from the
capacitor to the power pad. If vias are not evitable, use at least three vias to reduce the parasitic inductance.
Include a Kelvin VDD connection, or separate from VIN connection (bypass input capacitors); add a
placeholder for a filter resistor between the VDD pin and the input bus. Place the VDD decoupling capacitor
near the VDD pin and on the same side as the device to avoid the use of vias. Use wide and short traces for
the connection from the VDD pin to the capacitor and from the capacitor to the power pad of the device. If
vias are not avoidable, use at least three vias to reduce the parasitic inductance.
Maintain the FB trace away from BOOT and SW traces.
Minimize the area of switch node.
Use a single ground.Do not use separate signal and power ground.
Use 3 × 7 thermal vias as suggested in Land Pattern Data in Mechanical, Packaging, and Orderable
Information.
10.2 Layout Example
The TPS56121EVM-601 layout is shown in Figure 24 through Figure 29 for reference.
TEXAS
I NSTRUMENTS
Figure 24. TPS56121EVM-601 Top Assembly
Drawing (Top view)
Figure 25. TPS56121EVM-601 Bottom Assembly
Drawing (Bottom view)
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
21
TPS56121
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
www.ti.com
Layout Example (continued)
Figure 26. TPS56121EVM-601 Top Copper (Top
View)
Figure 27. TPS56121EVM-601 Internal 1 (Top View)
Figure 28. TPS56121EVM-601 Internal 2 (Top View)
Figure 29. TPS56121EVM-601 Bottom Copper (Top
View)
22
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
TPS56121
www.ti.com
SLUSAH4D – MARCH 2011 – REVISED FEBRUARY 2016
11 Device and Documentation Support
11.1 Device Support
11.1.1 Third-Party Products Disclaimer
TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT
CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES
OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER
ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.
11.2 Trademarks
PowerPAD, SWIFT, NexFET are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
11.3 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.4 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
Product Folder Links: TPS56121
23
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
TPS56121DQPR
ACTIVE
LSON-CLIP
DQP
22
2500
RoHS-Exempt
& Green
NIPDAU | SN
Level-2-260C-1 YEAR
-40 to 125
TPS56121
TPS56121DQPT
ACTIVE
LSON-CLIP
DQP
22
250
RoHS-Exempt
& Green
NIPDAU | SN
Level-2-260C-1 YEAR
-40 to 125
TPS56121
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
