NVTFS4C10NTAG

NVTFS4C10N MOSFET – Power, Single N-Channel, m8FL 30 V, 7.4mW, 47 A Features • • • • • • Low RDS(on) to Minimize Conduction Losses Low Capacitance to Minimize Driver Losses Optimized Gate Charge to Minimize Switching Losses NVTFS4C10NWF − Wettable Flanks Product NVT Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q101 Qualified and PPAP Capable These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant www.onsemi.com V(BR)DSS RDS(on) MAX ID MAX 7.4 mW @ 10 V 30 V 11 mW @ 4.5 V 47 A N−Channel MOSFET D (5−8) MAXIMUM RATINGS (TJ = 25°C unless otherwise stated) Parameter Symbol Value Unit Drain−to−Source Voltage VDSS 30 V Gate−to−Source Voltage VGS ±20 V ID 15.3 A Continuous Drain Current RqJA (Notes 1, 2, 4) Power Dissipation RqJA (Notes 1, 2, 4) Continuous Drain Current RyJC (Notes 1, 3, 4) TA = 25°C TA = 100°C Pulsed Drain Current PD ID A 47 33 PD TC = 25°C 28 W 14 W IDM 196 A TJ, Tstg −55 to +175 °C IS 53 A EAS 26 mJ TL 260 °C TC = 100°C TA = 25°C, tp = 10 ms Operating Junction and Storage Temperature Source Current (Body Diode) Lead Temperature for Soldering Purposes (1/8″ from case for 10 s) Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. THERMAL RESISTANCE MAXIMUM RATINGS Parameter MARKING DIAGRAM 1.5 TC = 25°C Single Pulse Drain−to−Source Avalanche Energy (TJ = 25°C, VGS = 10 V, IL = 10.2 A, L = 0.5 mH) W 3.0 TA = 100°C TC = 100°C Power Dissipation RyJC (Notes 1, 3, 4) S (1,2,3) 10.8 TA = 25°C Steady State G (4) Symbol Value Junction−to−Case (Drain) (Notes 1, 3) RyJC 5.4 Junction−to−Ambient – Steady State (Notes 1, 2) RqJA 50 1 WDFN8 (m8FL) CASE 511AB 4C10 WF10 A Y WW G 1 S S S G XXXX AYWWG G D D D D = Specific Device Code for NVMTS4C10N = Specific Device Code of NVTFS4C10NWF = Assembly Location = Year = Work Week = Pb−Free Package (Note: Microdot may be in either location) ORDERING INFORMATION See detailed ordering and shipping information on page 5 of this data sheet. Unit °C/W 1. The entire application environment impacts the thermal resistance values shown; they are not constants and are valid for the specific conditions noted. 2. Surface−mounted on FR4 board using 650 mm2, 2 oz. Cu Pad. 3. Assumes heat−sink sufficiently large to maintain constant case temperature independent of device power. 4. Continuous DC current rating. Maximum current for pulses as long as one second is higher but dependent on pulse duration and duty cycle. © Semiconductor Components Industries, LLC, 2016 August, 2019 − Rev. 3 1 Publication Order Number: NVTFS4C10N/D NVTFS4C10N ELECTRICAL CHARACTERISTICS (TJ = 25°C unless otherwise specified) Parameter Symbol Test Condition Min Drain−to−Source Breakdown Voltage V(BR)DSS VGS = 0 V, ID = 250 mA 30 Drain−to−Source Breakdown Voltage Temperature Coefficient V(BR)DSS/ TJ Typ Max Unit OFF CHARACTERISTICS Zero Gate Voltage Drain Current Gate−to−Source Leakage Current IDSS V 14.5 VGS = 0 V, VDS = 24 V mV/°C TJ = 25°C 1.0 TJ = 125°C 10 IGSS VDS = 0 V, VGS = ±20 V VGS(TH) VGS = VDS, ID = 250 mA ±100 mA nA ON CHARACTERISTICS (Note 5) Gate Threshold Voltage Threshold Temperature Coefficient Drain−to−Source On Resistance VGS(TH)/TJ RDS(on) 1.3 2.2 −4.5 V mV/°C VGS = 10 V ID = 30 A 5.9 7.4 VGS = 4.5 V ID = 15 A 8.8 11 mW Forward Transconductance gFS VDS = 1.5 V, ID = 15 A 43 S Gate Resistance RG TA = 25°C 1.0 W CHARGES AND CAPACITANCES Input Capacitance CISS Output Capacitance COSS Reverse Transfer Capacitance 993 VGS = 0 V, f = 1 MHz, VDS = 15 V 574 VGS = 0 V, VDS = 15 V, f = 1 MHz 0.164 CRSS pF 163 Capacitance Ratio CRSS/CISS Total Gate Charge QG(TOT) Threshold Gate Charge QG(TH) Gate−to−Source Charge QGS Gate−to−Drain Charge QGD 6.1 Gate Plateau Voltage VGP 3.2 V 19.3 nC Total Gate Charge 10.1 1.8 VGS = 4.5 V, VDS = 15 V; ID = 30 A QG(TOT) VGS = 10 V, VDS = 15 V; ID = 30 A nC 2.6 SWITCHING CHARACTERISTICS (Note 6) Turn−On Delay Time Rise Time Turn−Off Delay Time Fall Time Turn−On Delay Time Rise Time Turn−Off Delay Time Fall Time td(ON) tr td(OFF) 9.0 VGS = 4.5 V, VDS = 15 V, ID = 15 A, RG = 3.0 W 30 tf 7.0 td(ON) 6.0 tr td(OFF) VGS = 10 V, VDS = 15 V, ID = 15 A, RG = 3.0 W tf ns 14 25 ns 18 4.0 DRAIN−SOURCE DIODE CHARACTERISTICS Forward Diode Voltage Reverse Recovery Time Charge Time Discharge Time Reverse Recovery Charge VSD VGS = 0 V, IS = 10 A TJ = 25°C 0.80 TJ = 125°C 0.67 tRR ta tb 1.1 V 23.3 VGS = 0 V, dIS/dt = 100 A/ms, IS = 30 A QRR 12.7 10.6 8.3 5. Pulse Test: pulse width v 300 ms, duty cycle v 2%. 6. Switching characteristics are independent of operating junction temperatures. www.onsemi.com 2 ns nC NVTFS4C10N TYPICAL CHARACTERISTICS 4.0 V 4.2 V to 10 V 80 3.8 V TJ = 25°C ID, DRAIN CURRENT (A) 3.6 V 3.4 V 3.2 V 3.0 V 2.8 V 1 2 4 3 40 30 TJ = 125°C 20 TJ = 25°C TJ = −55°C 0 1.5 2.0 2.5 3.0 3.5 4.0 Figure 1. On−Region Characteristics Figure 2. Transfer Characteristics ID = 30 A 0.014 0.012 0.010 0.008 0.006 0.004 4.0 5.0 6.0 7.0 8.0 9.0 VGS, GATE−TO−SOURCE VOLTAGE (V) 10 0.020 0.016 0.014 0.012 VGS = 4.5 V 0.010 0.008 VGS = 10 V 0.006 0.004 0.002 10 VGS = 0 V IDSS, LEAKAGE (nA) ID = 30 A VGS = 10 V 1.5 1.4 1.3 1.2 1.1 1.0 25 50 75 100 125 30 40 50 60 70 ID, DRAIN CURRENT (A) 10000 0 20 Figure 4. On−Resistance vs. Drain Current and Gate Voltage 1.9 0.9 0.8 0.7 −50 −25 4.5 5.0 TJ = 25°C 0.018 Figure 3. On−Resistance vs. VGS RDS(on), DRAIN−TO−SOURCE RESISTANCE (NORMALIZED) 1.0 VGS, GATE−TO−SOURCE VOLTAGE (V) 0.016 1.8 1.7 1.6 0.5 VDS, DRAIN−TO−SOURCE VOLTAGE (V) 0.018 3.0 50 0 5 0.020 0.002 60 10 2.6 V 0 VDS = 5 V 70 RDS(on), DRAIN−TO−SOURCE RESISTANCE (W) RDS(on), DRAIN−TO−SOURCE RESISTANCE (W) ID, DRAIN CURRENT (A) 65 60 55 50 45 40 35 30 25 20 15 10 5 0 150 175 1000 TJ = 125°C 100 10 TJ = 150°C TJ = 85°C 5 10 15 20 25 TJ, JUNCTION TEMPERATURE (°C) VDS, DRAIN−TO−SOURCE VOLTAGE (V) Figure 5. On−Resistance Variation with Temperature Figure 6. Drain−to−Source Leakage Current vs. Voltage www.onsemi.com 3 30 NVTFS4C10N TYPICAL CHARACTERISTICS C, CAPACITANCE (pF) VGS = 0 V TJ = 25°C Ciss 1000 VGS, GATE−TO−SOURCE VOLTAGE (V) 1200 800 Coss 600 400 Crss 200 0 0 5 10 15 20 25 30 QT 8 6 Qgs 4 Qgd TJ = 25°C VDD = 15 V VGS = 10 V ID = 30 A 2 0 0 4 2 6 8 10 14 16 18 Qg, TOTAL GATE CHARGE (nC) Figure 7. Capacitance Variation Figure 8. Gate−to−Source and Drain−to−Source Voltage vs. Total Charge 20 IS, SOURCE CURRENT (A) 18 VDD = 15 V ID = 15 A VGS = 10 V td(on) tr td(off) 100 tf 10 1 10 16 14 12 10 8 6 4 0 0.4 100 TJ = 125°C TJ = 25°C 0.5 0.6 0.7 0.8 0.9 RG, GATE RESISTANCE (W) VSD, SOURCE−TO−DRAIN VOLTAGE (V) Figure 9. Resistive Switching Time Variation vs. Gate Resistance Figure 10. Diode Forward Voltage vs. Current ID, DRAIN CURRENT (A) 100 0.01 ms 10 0.1 ms 1 0.1 VGS = 10 V TC = 25°C 1 ms RDS(on) Limit Thermal Limit Package Limit 10 ms dc 0.1 1 10 VDS, DRAIN−TO−SOURCE VOLTAGE (V) Figure 11. Maximum Rated Forward Biased Safe Operating Area www.onsemi.com 4 20 VGS = 0 V 2 1 12 VDS, DRAIN−TO−SOURCE VOLTAGE (V) 1000 t, TIME (ns) 10 100 1.0 NVTFS4C10N TRANSIENT THERMAL RESISTANCE (°C/W) TYPICAL CHARACTERISTICS 100 Duty Cycle = 50% 10 20% 10% 5% 2% 1 1% RyJC Single Pulse RqJA Single Pulse 0.1 0.01 yJC, Infinite Heat Sink Assumption qJA, 650 mm2, 2 oz Cu Pad, Single Layer on FR4 0.000001 0.00001 0.0001 0.001 0.1 0.01 1 10 100 1000 t, PULSE TIME (s) Figure 12. Thermal Response 100 60 IPEAK, DRAIN CURRENT (A) 50 GFS (S) 40 30 20 10 0 0 20 10 30 40 50 60 70 TJ(initial) = 25°C TJ(initial) = 85°C 10 1 80 0.000001 0.00001 0.0001 ID (A) TAV, TIME IN AVALANCHE (s) Figure 13. GFS vs. ID Figure 14. Avalanche Characteristics 0.001 ORDERING INFORMATION Package Shipping† NVTFS4C10NTAG WDFN8 (Pb−Free) 1500 / Tape & Reel NVTFS4C10NWFTAG WDFN8 (Pb−Free) 1500 / Tape & Reel Device †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. www.onsemi.com 5 MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS WDFN8 3.3x3.3, 0.65P CASE 511AB ISSUE D 1 SCALE 2:1 DATE 23 APR 2012 2X NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS. 0.20 C D A D1 B 2X 0.20 C 8 7 6 5 4X E1 E q c 1 2 3 4 A1 TOP VIEW 0.10 C A e SIDE VIEW 0.10 8X b C A B 0.05 C 4X DETAIL A 8X e/2 1 0.42 4 INCHES NOM 0.030 −−− 0.012 0.008 0.130 BSC 0.116 0.120 0.078 0.083 0.130 BSC 0.116 0.120 0.058 0.063 0.009 0.012 0.026 BSC 0.012 0.016 0.026 0.032 0.012 0.017 0.002 0.005 0.055 0.059 0_ −−− MIN 0.028 0.000 0.009 0.006 MAX 0.031 0.002 0.016 0.010 0.124 0.088 0.124 0.068 0.016 0.020 0.037 0.022 0.008 0.063 12 _ 0.65 PITCH PACKAGE OUTLINE 4X 0.66 M E3 8 5 D2 BOTTOM VIEW 1 3.60 L1 GENERIC MARKING DIAGRAM* XXXXX A Y WW G MILLIMETERS MIN NOM MAX 0.70 0.75 0.80 0.00 −−− 0.05 0.23 0.30 0.40 0.15 0.20 0.25 3.30 BSC 2.95 3.05 3.15 1.98 2.11 2.24 3.30 BSC 2.95 3.05 3.15 1.47 1.60 1.73 0.23 0.30 0.40 0.65 BSC 0.30 0.41 0.51 0.65 0.80 0.95 0.30 0.43 0.56 0.06 0.13 0.20 1.40 1.50 1.60 0_ −−− 12 _ SOLDERING FOOTPRINT* L G SEATING PLANE DETAIL A K E2 C 6X 0.10 C DIM A A1 b c D D1 D2 E E1 E2 E3 e G K L L1 M q XXXXX AYWWG G 0.75 2.30 0.57 0.47 2.37 3.46 DIMENSION: MILLIMETERS = Specific Device Code = Assembly Location = Year = Work Week = Pb−Free Package *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. *This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “ G”, may or may not be present. DOCUMENT NUMBER: DESCRIPTION: 98AON30561E WDFN8 3.3X3.3, 0.65P Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red. PAGE 1 OF 1 ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. © Semiconductor Components Industries, LLC, 2019 www.onsemi.com onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba “onsemi” or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided “as−is” and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. “Typical” parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com onsemi Website: www.onsemi.com ◊ TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800−282−9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative