STHDLS101QTR

STHDLS101 AC coupled HDMI level shifter Features ■ Converts low-swing alternating current (AC) coupled differential input to high-definition multimedia interface (HDMI) rev 1.3 compliant ■ HDMI level shifting operation up to 2.7 Gbps per lane ■ Integrated 50 Ω termination resistors for AC-coupled differential inputs ■ Input/output transition minimized differential signaling (TMDS) enable/disable u d o r P e QFN-48 t e l o ■ Output slew rate control on TMDS outputs to minimize electromagnetic interference (EMI) ■ Fail-safe outputs for backdrive protection ■ No re-timing or configuration required ■ Inter-pair output skew < 250 ps ■ Intra-pair output skew < 10 ps ■ Single power supply of 3.3 V ■ ESD protection: ±6 KV HBM on all I/O pins ■ Integrated display data channel (DDC) level shifters. Pass-gate voltage limiters allow 3.3 V termination on graphics and memory controller hub (GMCH) pins and 5 V DDC termination on HDMI connector pins ) (s t c u d o r P e t e l o ■ Hot-plug detect (HPD) signal level shifter from HDMI/DVI connector ■ Integrated pull-down resistor on HPD_SINK and OE_N inputs s b O Applications ■ Notebooks ■ PC motherboards and graphic cards ■ Dongles/cable adapters Table 1. ) s ( ct (7 x 7 mm) s b ODescription The STHDLS101 is a high-speed high-definition multimedia interface (HDMI) level shifter that converts low-swing AC coupled differential input to HDMI 1.3 compliant open-drain current steering RX-terminated differential output. Through the existing PCI-E pins in the graphics and memory controller hub (GMCH) of PCs or notebook motherboards, the pixel clock provides the required bandwidth (1.65 Gbps, 2.25 Gbps) for the video supporting 720p, 1080i, 1080p with a total of 36-bit resolution. The HDMI is multiplexed onto the PCIe pins in the motherboard where the AC coupled HDMI at 1.2 V is output by GMCH. The AC coupled HDMI is then level shifter by this device to 3.3 V DC coupled HDMI output. The STHDLS101 supports up to 2.7 Gbps, which is enough for 12 bits of color depth per channel, as indicated in HDMI rev 1.3. The device operates from a single 3.3 V supply and is available in a 48-pin QFN package. Device summary Order code Package Packing STHDLS101QTR QFN-48 Tape and reel December 2008 Rev 4 1/25 www.st.com 25 Contents STHDLS101 Contents 1 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 2 System interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 3 Pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 3.1 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 ) s ( ct 4 Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 5 Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.1 6 u d o r P e Recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5.1.1 Power supply and temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5.1.2 Differential inputs (IN_D signals) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 t e l o 5.2 TMDS outputs (OUT_D signals) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 5.3 HPD input and output characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 5.4 DDC input and output chatacteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 5.5 OE_ input characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.6 HPD input resistor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.7 ESD performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 ) (s s b O t c u d o r P e Application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 let o s b 6.1 Power supply sequencing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6.2 Supply bypassing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6.3 Differential traces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 O 7 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 8 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 2/25 STHDLS101 1 Block diagram Block diagram Figure 1. STHDLS101 block diagram ) s ( ct u d o r P e t e l o ) (s s b O t c u d o r P e t e l o s b O 3/25 System interface 2 STHDLS101 System interface Figure 2. System inferface Graphics chipset (GMCH) on the motherboard PCI-Express SDVO HDMI Level shifter STHDLS101 HDMI output connector ) s ( ct u d o Figure 3. r P e CS00374 t e l o Cable adapter )- s ( t c s b O ($-)$6) $ONGLEOR CABLE ADAPTER u d o let r P e o s b 34($,3 $0 O !-6 4/25 STHDLS101 System interface DP to HDMI/DVI cable adapter AC_TMDS DDC DP Connector HPD HDMI/DVI Transmitter HPD_SINK HDMI/DVI Connector Figure 4. HPD_SOURCE DC TMDS STHDLS101 HDMI/DVI Cable Adaptor AC_TMDS DDC DDC ) s ( ct PC chipset u d o r P e !-6 t e l o ) (s s b O t c u d o r P e t e l o s b O 5/25 Pin configuration Pin configuration IN_D1IN_D1+ GND VCC33 OE_N 27 26 25 30 SDA_SINK HPD_SINK 31 SCL_SINK GND 32 29 DDC_EN 33 28 FUNCTION3 VCC33 34 FUNCTION4 35 OUT_D1- 22 OUT_D1+ 19 e t e l 43 IN_D3IN_D3+ 44 46 GND OUT_D3- 8 9 10 11 12 SDA_SOURCE SCL_SOURCE ANALOG2 VCC33 GND OUT_D4+ 7 13 HPD_SOURCE OUT_D4- 6 VCC33 14 REXT 15 4 3 FUNCTION1 OUT_D2+ OUT_D3+ 5 2 -O VCC33 u d o ) s ( ct 48 OUT_D2- 16 GND 47 IN_D4+ VCC33 17 FUNCTION2 IN_D4- 18 o s b 45 VCC33 o r P 20 QFN-48 ) s ( ct du 21 42 GND 6/25 23 38 41 IN_D2+ s b O GND 40 IN_D2- t e l o 24 37 39 VCC33 r P e GND GND 36 STHDLS101 pin configuration 1 Figure 5. GND 3 STHDLS101 CS000118 STHDLS101 3.1 Pin configuration Pin description Table 2. Pin description Pin number Name Type 1 GND Power Ground 2 VCC33 Power 3.3 V±10% DC supply FUNCTION1 Function pins are to enable vendor-specific features or test modes. Vendor-specific For normal operation, these pins are tied to GND or control or test VCC33. pins For consistent interoperability, GND is the preferred default connection for these signals. 4 FUNCTION2 Function pins are to enable vendor-specific features or test modes. Vendor-specific For normal operation, these pins are tied to GND or control or test VCC33. pins For consistent interoperability, GND is the preferred default connection for these signals. 5 GND 3 6 s b O ) s ( ct u d o Power ) (s REXT t c u od Analog r P e t e l o Ground s b O Connection to external resistor. Resistor value specified by device manufacturer. Acceptable connections to this pin are: - Resistor to GND - Resistor to 3.3 V - NC (direct connections to VCC or GND are through a 0 Ω resistor for layout compatibility 7 HPD_SOURCE Output 0 to 3.3 V (nominal) output signal. This is level-shifted version of the HPD_SINK signal. 8 SDA_SOURCE I/O 3.3 V DDC data I/O. Pulled-up by external termination to 3.3 V. Connected to SDA_SINK through voltagelimiting integrated NMOS pass-gate. 9 SCL_SOURCE Input 3.3 V DDC clock I/O. Pulled-up by external termination to 3.3 V. Connected to SCL_SINK through voltagelimiting integrated NMOS pass-gate. r P e t e l o Function 10 ANALOG2 Analog Analog connection determined by vendor. Acceptable connections to this pin are: - Resistor or capacitor to GND - Resistor or capacitor to 3.3 V - Short to 3.3 V or to GND - NC 11 VCC33 Power 3.3 V ±10% DC supply 12 GND Power Ground 13 OUT_D4+ Output HDMI 1.3 compliant TMDS output. OUT_D4+ makes a differential output signal with OUT_D4-. 7/25 Pin configuration Table 2. STHDLS101 Pin description (continued) Pin number Name Type 14 OUT_D4- Output HDMI 1.3 compliant TMDS output. OUT_D4- makes a differential output signal with OUT_D4+. 15 VCC33 Power 3.3 V±10% DC supply 16 OUT_D3+ Output HDMI 1.3 compliant TMDS output. OUT_D3+ makes a differential output signal with OUT_D3-. 17 OUT_D3- Output HDMI 1.3 compliant TMDS output. OUT_D3- makes a differential output signal with OUT_D3+. 18 GND Power Ground 19 OUT_D2+ Output HDMI 1.3 compliant TMDS output. OUT_D2+ makes a differential output signal with OUT_D2-. 20 OUT_D2- Output HDMI 1.3 compliant TMDS output. OUT_D2- makes a differential output signal with OUT_D2+. 21 VCC33 Power 22 OUT_D1+ Output 23 OUT_D1- 24 GND t c u ) (s t e l o s b O 8/25 25 OE_N ) s ( ct u d o r P e t e l o s b O 3.3 V±10% DC supply HDMI 1.3 compliant TMDS output. OUT_D1+ makes a differential output signal with OUT_D1-. Output HDMI 1.3 compliant TMDS output. OUT_D1- makes a differential output signal with OUT_D1+. Power Ground od r P e Function Enable for level shifter path. 3.3 V tolerant low-voltage single-ended input. Internal pull-down enables the device when unconnected. Input OE_N IN_D termination OUT_D Outputs 1 High-Z High-Z 0 50Ω Active 26 VCC33 Power 3.3 V±10% DC supply 27 GND Power Ground 28 SCL_SINK Output 5 V DDC clock I/O. Pulled-up by external termination to 5 V. Connected to SCL_SOURCE through voltagelimiting integrated NMOS pass-gate. 29 SDA_SINK I/O 5V DDC data I/O. Pulled-up by external termination to 5V. Connected to SDA_SOURCE through voltagelimiting integrated NMOS pass-gate. STHDLS101 Pin configuration Table 2. Pin description (continued) Pin number Name Type Function 30 HPD_SINK Input Low-frequency, 0 to 5 V (nominal) input signal. This signal comes from the HDMI connector. Voltage high indicates “plugged” state; voltage low indicates “unplugged” state. HPD_SINK is pulled down by an integrated 160 KΩ pull-down resistor. 31 GND Power Ground Enables bias voltage to the DDC pass-gate level shifter gates. (May be implemented as a bias voltage connection to the DDC pass-gate themselves). 32 DDC_EN 33 34 Power FUNCTION3 DDC_EN ) s ( ct Pass-gate u d o 0V Disabled 3.3 V Enabled r P e 3.3 V ± 10% DC supply Function pins are to enable vendor-specific features or test modes. Vendor-specific For normal operation, these pins are tied to GND or control or test VCC33. pins For consistent interoperability, GND is the preferred default connection for these signals. t e l o )- s b O Function pins are to enable vendor-specific features or test modes. Vendor-specific For normal operation, these pins are tied to GND or control or test VCC33. pins For consistent interoperability, GND is the preferred default connection for these signals. s ( t c FUNCTION4 36 u d o Pr GND Power Ground GND Power Ground 38 IN_D1- Input Low-swing differential input from GMCH PCIE outputs. IN_D1- makes a differential pair with IN_D1+. 39 IN_D1+ Input Low-swing differential input from GMCH PCIE outputs. IN_D1+ makes a differential pair with IN_D1-. 40 VCC33 Power 3.3 V±10% DC supply 41 IN_D2- Input Low-swing differential input from GMCH PCIE outputs. IN_D2- makes a differential pair with IN_D2+. 42 IN_D2+ Input Low-swing differential input from GMCH PCIE outputs. IN_D2+ makes a differential pair with IN_D2-. 43 GND Power Ground 44 IN_D3- Input Low-swing differential input from GMCH PCIE outputs. IN_D3- makes a differential pair with IN_D3+. 45 IN_D3+ Input Low-swing differential input from GMCH PCIE outputs. IN_D3+ makes a differential pair with IN_D3-. 37 s b O VCC33 35 ete ol Input 9/25 Pin configuration Table 2. STHDLS101 Pin description (continued) Pin number Name Type 46 VCC33 Power 3.3 V±10% DC supply 47 IN_D4- Input Low-swing differential input from GMCH PCIE outputs. IN_D4- makes a differential pair with IN_D4+. 48 IN_D4+ Input Low-swing differential input from GMCH PCIE outputs. IN_D4+ makes a differential pair with IN_D4-. Function ) s ( ct u d o r P e t e l o ) (s t c u d o r P e t e l o s b O 10/25 s b O STHDLS101 4 Functional description Functional description This section describes the basic functionality of the STHDLS101 device. Power supply The STHDLS101 is powered by a single DC power supply of 3.3 V ± 10%. Clocking This device does not retime any data. The device contains no state machines. No inputs or outputs of the device are latched or clocked. ) s ( ct Reset This device acts as a level shifter, reset is not required. OE_N function u d o r P e When OE_N is asserted (low level), the IN_D and OUT_D signals are fully functional. Input termination resistors are enabled and any internal bias circuits are turned on. t e l o The OE_N pin has an internal pull-down that enables the chip if left unconnected. When OE_N is de-asserted (high level), the OUT_D outputs are in high impedance state. The IN_D input buffers are disabled and the IN_D termination resistors are disabled. Internal bias circuits for the differential inputs and outputs are turned off. Power consumption of the chip is minimized. ) (s s b O The HPD_SINK input and HPD_SOURCE output are not affected by OE_N. The SCL and SDA pass-gates are not affected by OE_N. Table 3. t c u OE_N description d o r OE_N Device state P e Asserted Differential input buffers and output (low level) buffers enabled. Input impedance = or unconnected 50 Ω s b O t e l o De-asserted (high level) Low-power state. Differential input buffers and terminations are disabled. Differential input buffers are in high-impedance state. OUT_D level shifting outputs are disabled. OUT_D level shifting outputs are in a high-impedance state. Internal bias currents are turned off. Comments Normal functioning state for IN_D to OUT_D level shifting function. Intended for lowest power condition when: • No display is plugged in or • The level shifted data path is disabled HPD_SINK input and HPD_SOURCE output are not affected by OE_N. SCL_SOURCE, SCL_SINK, SDA_SOURCE and SDA_SINK signals and functions are not affected by OE_N. 11/25 Functional description Table 4. STHDLS101 OE_N function OE_N IN_Dx OUT_Dx (TMDS outputs) Notes Device disabled. Low power state. Internal bias currents are disabled. De-asserted (high level) High-Z High-Z Asserted (low level) or unconnected 50 Ω termination Enabled Level shifting mode enabled. ) s ( ct u d o r P e t e l o ) (s t c u d o r P e t e l o s b O 12/25 s b O STHDLS101 5 Maximum ratings Maximum ratings Stressing the device above the rating listed in the “Absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute maximum rating conditions for extended periods may affect device reliability. Table 5. Absolute maximum ratings Symbol Parameter VCC VI Value Supply voltage to ground potential -0.5 to +4.0 DC input voltage (TMDS and PCIe ports) -0.5 to +4.0 Control pins -0.5 to +4.0 IO DC output current PD Power dissipation -0.5 to +6 e t e ol Storage temperature TL Lead temperature (10 sec) Electrostatic discharge voltage on IOs(1) VESD s b O Human body model ) (s ) s ( ct u d o SDA_SINK, SCL_SINK, HPD_SINK pins TSTG Unit Pr V V V V 120 mA 1 W -65 to +150 °C 300 °C ±6 kV 1. In accordance with the MIL standard 883 method 3015 Table 6. t c u Thermal data Symbol d o r θJA Parameter Junction-ambient thermal coefficient QFN-48 Unit 48 °C/W P e t e l o s b O 13/25 Maximum ratings STHDLS101 5.1 Recommended operating conditions 5.1.1 Power supply and temperature range Table 7. Power supply and temperature range Symbol Parameter Comments 3.3 V power supply VCC33 ICC Operating temperature range Differential inputs (IN_D signals) Table 8. Differential input characteristics for IN_D signals Tbit Parameter TRX-EYE Tbit is determined by the display mode. Nominal bit rate ranges from 250 Mbps to 2.5 Gbps per lane. Nominal Tbit at 2.5 Gbps = 400 ps. 360 ps = 400 ps – 10% e t e ol Differential input peak to peak voltage )- t(s c u d Unit 3.0 3.3 3.6 V 100 mA Minimum eye width at IN_D input pair o r P s b O VRX-DIFFp-p=2*|VRX-D+ VRX-D-|. Applies to IN_D signals. The level shifter may add a maximum of 0.02UI jitter Applies to IN_D+ as well as IN_D- pins (50 Ω ± 20% tolerance) 40 VRX-Bias RX input termination voltage Intended to limit power-up stress on chipset’s PCIE output buffers 0 Single-ended input resistance for IN_Dx when inputs are in high-Z state Differential inputs must be in a high impedance state 100 14/25 Typ Max C Unit ps 1.2 0.8 DC single-ended input impedance ZRX-HIGH-Z u d o 0.175 ZRX-DC o s b o ) s ( ct 360 AC peak common mode input voltage e t e l 85 Pr Min VCM-AC-pp=|VRX-D+ + VRX-D-|/2 – VRX-CM-DC. VRX-CM-DC=DC(avg) of |VRX-D+ + VRX-D-|/2 VCM-AC-pp includes all frequencies above 30 kHz. VCM-AC-pp O Comments Unit interval VRX-DIFFp-p Max -40 5.1.2 Symbol Typ Total current from VCC 3.3 V power supply Maximum power supply current T Min V Tbit 50 100 mV 60 Ω 2 V KΩ STHDLS101 5.2 Maximum ratings TMDS outputs (OUT_D signals) The level shifter’s TMDS outputs are required to meet the HDMI 1.3 specifications. The HDMI 1.3 specification is assumed to be the correct reference in instances where this document conflicts with the HDMI 1.3 specification. Table 9. Differential output characteristics for TMDS OUT_D signals Symbol Parameter Comments Min Typ Max Unit VH Single-ended high level output voltage AVCC is the DC termination voltage in the HDMI or DVI sink. AVCC is nominally 3.3 V AVCC-10 mV AVCC AVCC+10 mV V VL Single-ended low The open-drain output level output pulls down form AVCC voltage Single-ended VSWING output swing voltage IOFF TR TF TSKEWINTRA s b O INTER TJIT ) s ( ct AVCC-500 mV AVCC-400 mV 10 µA 125 ps 0.4 Tbit ps 125 ps 0.4 Tbit ps This differential skew budget is in addition to the skew presented between D+ and D- paired input pins. 10 ps This lane-to-lane skew Inter-pair lane to budget is in addition to the lane output skew skew between differential input pairs. 250 ps 7.4 ps Single-ended current in high-Z state Rise time Maximum rise/fall time @ 2.7 Gbps = 148 ps. 125 ps = 148 – 15% Fall time Maximum rise/fall time @ 2.7 Gbps = 148 ps. 125 ps = 148 – 15% ) (s t c u d o r Intra-pair differential skew P e Jitter added to TMDS signals Jitter budget for TMDS signals as they pass through the level shifter. 7.4 ps = 0.02 Tbit at 2.7 Gbps r P e t e l o s b O 500 mV u d o V Measured with TMDS outputs pulled up to AVCC max (3.6 V) through 50 Ω resistors 400 mV V 600 mV t e l o TSKEW- Swing down from TMDS termination voltage (3.3 V±10%) AVCC-600 mV 15/25 Maximum ratings STHDLS101 5.3 HPD input and output characteristics Table 10. HPD_SINK input and HPS_SOURCE output Symbol Parameter Comment Min Typ Max Unit Low speed input changes state on cable plug/unplug 2 5.0 5.3 V 0.8 V 50 µA VIH-HPD_SINK HPD_SINK input high level VIL-HPD_SINK HPD_SINK input low level IIN-HPD_SINK HPD_SINK input leakage current Measured with HPD_SINK at VIH-HPD max and VILHPD min HPD_SOURCE output high level VCC = 3.3 V±10% VOHHPD_SOURCE VOL- 0 2.5 HPD_SOURCE output low level THPD Time from HPD_SINK changing state to HPD_SOURCE changing state. Includes HPD_SOURCE rise/fall time CL = 10 pF e t e l HPD_SINK to HPD_SOURCE propagation delay c u d 0 HPD_SOURCE ) s ( t VCC o r P V 0.02 V 200 ns 20 ns o s b TRF-HPD s ( t c HPD_SOURCE rise/fall time du e t e ol s b O 16/25 O ) o r P Time required to transition from VOH-HPD_SOURCE to VOLHPD_SOURCE or from VOLHPD_SOURCE to VOHHPD_SOURCE CL=10 pF 1 STHDLS101 Maximum ratings 5.4 DDC input and output chatacteristics Table 11. SDA_SOURCE, SCL_SOURCE and SDA_SINK, SCL_SINK characteristics Symb ol Parameter Input voltage on SDA_SINK, SCL_SINK pins VI Comment Min Voltage on the DDC pins on connector end ILKG VCC = 3.3 V VI = 0.1 VDD to 0.9 VDD to isolated DDC inputs Input leakage current on SDA_SINK, SCL_SINK VDD = external pull-up pins resistor voltage on SDA_SINK and SCL_SINK inputs (maximum of 5.5 V) IOFF VCC = 0.0 V VI = 0.1 VDD to 0.9 VDD to DDC sink inputs VDD = external pull-up resistor voltage on SDA_SINK and SCL_SINK inputs (maximum of 5.5 V) SDA_SOURCE, SCL_SOURCE = 0.0 V Power-down leakage current on SDA_SINK, SCL_SINK pins )- t e l o s b O VI(pp) = 1 V, 100 KHz VCC = 3.3 V, T = 25 ° C Input/output capacitance (switch off) CI/O Input/output capacitance (switch on) RON Switch resistance TPD Time from DDC_SINK changing state to DDC_SOURCE changing state while the pass gate is DDC_SINK to DDC_SOURCE propagation delay enabled. CL=10 pF RPU=1.5 K (min), 2.0 K (max) r P e Switch time from DDC_EN to the valid state on DDC_SOURCE Unit 0 5.5 V -10 10 µA 10 µA ) s ( ct u d o -10 5 VI(pp) = 1 V, 100 KHz VCC = 3.3 V, T = 25 ° C IO=3 mA, VO = 0.4 V VCC = 3.3 V t e l o s b O TSX u d o Max r P e CI/O s ( t c Typ CL = 10 pF RPU = 1.5 K (min), 2.0 K (max) pF 10 pF 27 40 Ω 8 15 ns 8 15 ns 17/25 Maximum ratings STHDLS101 5.5 OE_ input characteristics Table 12. OE_N input characteristics Symbol Parameter Comment Min VIH-OE_N Input high level VIL-OE_N Input low level IIN-OE_N Input leakage current HPD input resistor Table 13. HDP input resistor RHPD 5.7 ESD performance Table 14. ESD performance Parameter ESD MIL STD 883 method 3015 (all pins) uc d o r 18/25 Guarantees HPD_SINK is LOW when no display is plugged in e t e l VCC33 V 0 0.8 V 200 µA Pr Min Typ Max Unit 130 K 160 K 190 K Ω o s b O ) t(s Symbol s b O 2 u d o Comment HPD_SINK input pull-down resistor t e l o Unit ) s ( ct Parameter P e Max Measured with OE_N at VIH-OE_N max and VIL-OE_N mix 5.6 Symbol Typ Test condition Human body model (HBM) Min -6 Typ Max Unit +6 kV STHDLS101 Application information 6 Application information 6.1 Power supply sequencing A proper power supply sequencing is advised for all CMOS devices. It is recommended to always apply VCC before applying any signals to the input/output or control pins. 6.2 Supply bypassing Bypass each of the VCC pins with 0.1µF and 1nF capacitors in parallel as close to the device as possible, with the smaller valued capacitor as close to the VCC pin of the device as possible. ) s ( ct 6.3 u d o Differential traces r P e The high-speed inputs and TMDS outputs are the most critical parts for the device. There are several considerations to minimize discontinuities on these transmission lines between the connectors and the device. t e l o a) Maintain 100 Ω differential transmission line impedance into and out of the device. b) Keep an uninterrupted ground plane below the high-speed I/Os. c) Keep the ground-path vias to the device as close as possible to allow the shortest return current path. d) Layout of the TMDS differential outputs should be with the shortest stubs from the connectors. ) (s s b O t c u Output trace characteristics affect the performance of the STHDLS101. Use controlled impedance traces to match trace impedance to both the transmission medium impedance and termination resistor. Run the differential traces close together to minimize the effects of the noise. Reduce skew by matching the electrical length of the traces. Avoid discontinuities in the differential trace layout. Avoid 90 ° C turns and minimize the number of vias to further prevent impedance discontinuities. d o r P e t e l o s b O 19/25 Package mechanical data 7 STHDLS101 Package mechanical data In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com. ) s ( ct u d o r P e t e l o ) (s t c u d o r P e t e l o s b O 20/25 s b O STHDLS101 Package mechanical data Figure 6. QFN-48 (7 x 7 mm) package outline ) s ( ct u d o r P e t e l o ) (s s b O t c u d o r P e t e l o s b O 21/25 Package mechanical data Table 15. STHDLS101 QFN-48 (7 x 7 mm) package mechanical data Millimeters Inches Symbol Min Typ Max Min Typ Max 0.80 0.90 1.00 0.80 0.85 1.00 A1 0.02 0.05 0.01 0.05 A2 0.65 1.00 0.65 A3 0.25 A 0.20 b 0.18 0.23 0.30 0.18 0.23 0.30 D 6.85 7.00 7.15 6.90 7.00 7.10 D2 2.25 4.70 5.25 E 6.85 7.00 7.15 E2 2.25 4.70 5.25 e 0.45 0.50 0.55 0.45 L 0.30 0.40 0.50 0.30 ddd Figure 7. s ( t c u d o r P e s b O 22/25 7.00 u d o 7.10 See exposed pad variations e t e l o s b O ) t e l o 6.90 0.08 QFN-48 tape information ) s ( ct See exposed pad variations Pr 0.50 0.55 0.40 0.50 0.08 STHDLS101 Package mechanical data Figure 8. Reel information ) s ( ct u d o r P e t e l o ct Table 16. u d o 0084694_J Reel mechanical data (dimensions in mm) Pr A ete ) (s s b O 330.2 C N T 13 ±0.25 100 16.4 l o s b O 23/25 Revision history 8 STHDLS101 Revision history Table 17. Document revision history Date Revision 15-Apr-2008 1 Initial release. 23-Apr-2008 2 Modified: Figure 5. 10-Jun-2008 3 Document status promoted from preliminary data to datasheet. 4 Updated: Features section, Table 2: Pin description on page 7 and Chapter 4 and Chapter 5: Maximum ratings on page 13. Added: Figure 3: Cable adapter on page 4, Figure 4: DP to HDMI/DVI cable adapter on page 5, Figure 8: Reel information on page 23 and Table 16: Reel mechanical data (dimensions in mm) on page 23. 01-Dec-2008 Changes ) s ( ct u d o r P e t e l o ) (s t c u d o r P e t e l o s b O 24/25 s b O STHDLS101 ) s ( ct Please Read Carefully: u d o Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. r P e All ST products are sold pursuant to ST’s terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. t e l o No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein. ) (s s b O UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. t c u UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK. d o r P e t e l o Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST. s b O ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners. © 2008 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com 25/25